

The University of Aizu

Designing Neuromorphic Computing on FPGA

Contact person: DANG Nam Khanh Office: 204-I Email: khanh@u-aizu.ac.jp



Overview DN-SoC Architecture

Goal: Domain specific + Hardware/Software co-design







DN-SoC Block Design

- DN-SoC Development using Xilinx Vivado tools with Arty A7 100T Dev-kit
 - Frequency: 50MHz
 - Baud Rate: 115200
 - System RAM: 128kB (0x00000000 0x0001FFFF)

- SNN Address: 64kB (0x44A00000 0x44A0FFFF)
- UART Address: 64kB (0x40600000 0x4060FFFF)
- QSPI Address: 64kB (0x44A10000 0x44A1FFFF)





FPGA Implementation Results

• Implementation on FPGA Arty A7 100T Dev-kit using Xilinx Vivado



Netlist of DN-SoC



Power consumption of DN-SoC



FPGA Demonstration

- Connection via /dev/ttyUSB1
- UART baud rate = 115200



sudo python3 -m serial.tools.miniterm /dev/ttyUSB1 115200

a



The University of Aizu

Thank you

for your attention.