

# OASIS 3D Fault Tolerant Router Hardware Physical Design with TSV OASIS-3DFTRV1

**Technical Report** 

© <u>Adaptive Systems Laboratory</u> Division of Computer Engineering School of Computer Science and Engineering University of Aizu

Contact: [d8141104, m5181121, benab] @ u-aizu.ac.jp Edition: May 28, 2015



- This tutorial focuses mainly on the integration of TSV with 3D-OASIS-NoC router.
- It covers the TSV creation, synthesis, place and route, and LVS and DRC check.
- Post layout simulation and pad insertion steps are not included.
- Complete details about the execution of these two steps can be found in the previously made technical report [Ref.1].



# **TSV Physical Design Steps**

- 1. Environment
- 2. TSV layout
- 3. Modify lef file
- 4. Place & Route
- 5. ACKNOWLEDGEMENT



# **Objectives**

- After completing this tutorial you will be able to:
  - 1. Design TSV layout using Virtuoso
  - 2. Synthesize 3D-OASIS-NoC (3D-ONoC) router with TSV using Design-Compiler CAD tool
  - 3. Place & Route (P&R) 3D-ONoC router with TSV using Cadence SoC-Encounter
  - 4. Learn how to make TSV layout, the synthesis and P&R via:
    - The CAD Graphic User Interface
    - Tcl script



- Understand the previously made "OASIS 3D-Router Hardware Physical Design" technical report [Ref.1].
- Study 3D-OASIS-NoC architecture and its main components [Ref.2].
- Read the Manual and Release Notes of the FreePDK3D45 design tool kit [Ref.3] and understand the aspects of the used TSV component.



#### <== Back to Contents

### **1. Environment**

### Tutorial directory structure





- The Process Design Kit used in this tutorials are obtained from NCSU FreePDK3D45.
- Go to: <u>http://www.eda.ncsu.edu/eda\_registration.php</u>
- Verification is required so enter your email address.
- You will receive an email with a link to download FreePDK3D45.
- Extract the downloaded archive and copy the *FreePDK3D45* folder in your working directory:

/home/zxp035/3D-TSV/LEF\_File



Σ					zxp035@zxp007:LEF_File	_	×
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> earch	<u>T</u> erminal	Help		
[zxp0 /home [zxp0	<u>-</u> 35@zx /zxp0 35@zx	<u>v</u> .ew p007 LE 35/3D_1 p007 LE	EF_File]\$ TSV/LEF_F EF_File]\$	pwd ile	Ticih		•



Σ					zxp035@zxp007:LEF_File	_ = ×
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> earch	<u>T</u> erminal	<u>H</u> elp	
[zxp	035@zx	p007 Ll	EF_File]\$	emacs Fr	eePDK3D45/ncsu_basekit/cdssetup/setup.csh & 🗌	^
I						





Change the following paths to link to the FreePDK3D45 libraries:

- /local/home/wdavis/fp3d/FreePDK3D	45→	/home/zxp035/3D_TSV/LEF_File/FreePDK3D45
<ul> <li>/afs/eos/dist/cadence2008/ic</li> </ul>	$\rightarrow$	/opt/vdec/Cadence/IC_06.15.011



Σ					zxp035@zxp007:LEF_File	_ 🗆 ×
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> earch	<u>T</u> erminal	<u>H</u> elp	
[zxp0	35@zxp	0007 L	EF_File]\$	5 tcsh		^



5					zxp035@zxp007:LEF_File	_ 0 ×
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> earch	<u>T</u> erminal	Help	
[zxp0	35@zxp	007 L	EF_File]\$	source F	reePDK3D45/ncsu_basekit/cdssetup/setup.csh	^



#### <== Back to Contents

### 2. TSV Layout



					zxp035@zxp007:LEF_File	×
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> earch	<u>T</u> erminal	<u>H</u> elp	
[zxp(	935@zx	p007 LE	EF_File]\$	virtuoso	<u>ه</u>	^
I						



## Virtuoso: TSV layout steps

Č	Virtuoso® 6.1.5 - Log: /home/zxp035/CDS.log (on zxp007.u-aizu.ac.jp)	_ = ×
<u>F</u> ile <u>T</u> ools	<u>O</u> ptions <u>H</u> elp	cādence
Done loading Loading rte.	FreePDK customizations. cxt	
	M:	R:



## Virtuoso: TSV layout steps

Č	Virtuoso® 6.1.5 - Log: /home/zxp035/CDS.log (on zxp007.u-aizu.ac.jp)	_ 🗆 ×
<u>F</u> ile <u>I</u> ools	<u>O</u> ptions <u>H</u> elp	cādence
Done loading Loading rte.	FreePDK customizations. cxt	
[‴mouse L: 1   >	M:	R:



## **Step1: Create library**

🔲 🛛 Library Manager: Wo	rkArea: /home/zxp035/3D_TSV/LEF_File (on zxp007.u-aizu.ac.	jp) _ 🗆 ×
<u>Fi</u> le <u>E</u> dit <u>Vi</u> ew <u>D</u> esign Manager <u>H</u> elp		cādence
Show Categories Show Files Library LVS_test NCSU_Devices_FreePDK3D45 NCSU_TechLib_FreePDK3D45 US_8ths analogLib basic cdsDefTechLib	Cell	
Messages Log file is "/home/zxp035/3D_TSV/LEF_File/lib/Manager.log".		



## Step1: Create library a- Library name

#### 1. In *Library Name*, type **TSV\_layout**

2. Click **OK** 

	New Library (on zxp007.u-aizu.ac.jp)	×					
Library —	1						
Name	TSV_layout						
Directory	🔄 /home/zxp035/3D_TSV/LEF_File/						
, Freef cds.li enco enco lib.de lib.de	<ul> <li></li> <li>FreePDK3D45</li> <li>cds.lib</li> <li>encounter.cmd</li> <li>encounter.log</li> <li>lib.defs</li> <li>lib.Manager.log</li> <li>lib Manager.log.cdslck</li> </ul>						
File <u>t</u> ype:	Directories	•					
-Design M	anager						
<ul> <li>Use I</li> <li>Use I</li> </ul>	NONE No DM						
	Apply Cancel	Help					



## Step1: Create library b- Technology file



- 1. Check Reference existing technology libraries
- 2. Click **OK**



## Step1: Create library b- Technology file

🔲 Reference E	xisting Technology I	Libraries (on	zxp007.u-aizu.ac.jp)	×
New Library	jour_library_name			
Technology Libr NCSU_TechLib_Fr	eePDK3D45	Reference	Technology Libraries	
US_8ths analogLib	(>)			p
basic	(<)			wn
		3	Cancel He	alp

- 1. Click NCSU\_TechLib\_FreeFDK3D45
- 2. Click -->
- 3. Click **OK**



Library Manager: W	/orkArea: /home/zxp035/3D_TSV/LEF_File (on zxp007.u-aizu.ac.jp)	_ = ×
<u>File</u> Edit <u>V</u> iew <u>D</u> esign Manager <u>H</u> elp		cādence
Show Categories Show Files		
- Library	Cell	
TSV_layout		
LVS_test		
NCSU_Devices_FreePDK3D45 NCSU_TechLib_FreePDK3D45		
analogLib		
loasic cdsDefTechLib		
<u> </u>		
Messages		
Deleting 1 library.		
Deleting library "TSV_layout". Delete of library "TSV_layout".	Neheanie	
Deletion of library done.		
Created new library 15V_layout at /home/2xp035/3D_18	SVILEF_ME/TSV_layout.	

- 1. Click **TSV\_layout**
- 2. Click File -> New -> Cell View to create cell view



- 1. In File:
  - Library: select **TSV\_layout**
  - Cell: type **TSV\_layout**
  - View: type layout
  - Type: check layout
- 2. Click **OK**

New File (	on zxp007.u-aizu.ac.jp) 🗙
C File	
Library 1	TSV_layout
Cell	TSV_layout
View	layout
Туре	layout
Application -	
Open with	Layout L
🔲 Always use t	his application for this type
Library path f	ile
/home/zxp035/3	D_TSV/LEF_File/cds.lib
	2 OK Cancel Help





#### Next License (on zxp007.u-aizu.ac.jp)

(icLic-23) License Virtuoso\_Layout\_Suite\_XL ("95310") is not available to run Layout-L. Would you like to try checking out the license Virtuoso\_Layout\_Suite\_GXL ("95320") instead?



×



Library Manager: WorkA	rea: /home/zxp035/3D_TSV/LEF_File (on zxp007.u-aizu.	.ac.jp)] : _ = = 🛪
<u>E</u> ile <u>E</u> dit <u>V</u> iew <u>D</u> esign Manager <u>H</u> elp		cādence
<pre>Show Categories Show Files Library TSV_layout LVS_test NCSU_Devices_FreePDK3D45 NCCU_TochLib_FreePDK3D45 TSV_layout US_OUL analogLib basic cdsDefTechLib</pre>	Cell TSV_layout TSV_layout Iayout	eu Alek out zxp035@zxp007.u-aizu.ac.jp
Messages Log file is "/home/zxp035/3D_TSV/LEF_File/libManage	۳.log.1".	
		//



## Step3: Create TSV layout

S.	Virtuos	o® Lay	out S	uite I	L Edi	ting:	TSV	_layo	ut T	sv_la	ayo	ut layo	out (o	n zx	p00	7.u-	aizu	.ac.j	jp)				-	□ ×
Launch Eile Eo	¦it <u>V</u> iew	<u>C</u> reat	e Ver.	` <u>i</u> fy	Co <u>n</u> n	ectiv	vity	<u>O</u> pti	ons	<u>I</u> ool	s	<u>d</u> indow	Opti	<u>m</u> ize	NC	SU :	3DIC	He	lp			c	āde	nce
1 🗁 🔒 🛛 🦻	🕜   भी	₽ 0		×	R	1		•	»	Q	»	l 기능	abc	»	Work	spac	e: (	Clas	sic					-
Fr. 🧠 🍰 🤇	الِينَ ا		<u>P</u> I 4	2	»	(F	)Sele	ct:0	Sel	(N):C	) S	el(I);	0 Sel	(0);	0   3	K:-1	0.84	50 '	(:-9	.887!	5 d)	<: c	HY:	»
Layers	? 🖥 🗙							- Y					_											
AV NV AS	NS	1 · · ·																						
💽 active drawing	e 🔽 🔹																							· ·
YAll Valid Laya	ers 🔽 📢																							
🔲 Used Layers On	ly																							
Search	• •																							
△ Layer Purpose	VSA																							
🖸 a drw	<u> </u>	1 ·																						
P drw	Ĵ	1 ·																						· ·
🖹 n drw	<b>v v</b>	· ·																						
P drw	<b>× ×</b>																							
vtg drw	÷ ÷																							
t drw	ž ž																							
poly drw	⊻ ⊻	1 ·																						
c drw	<u> </u>	1 · · ·																						· ·
m pin	Ī																							
📓 m label	<ul> <li>✓</li> <li>✓</li> </ul>																							
Objects	? 8 ×																							
Object	V   S   🛆																							
⊡ Shapes	<b>⊻</b> ⊻ 0	1 - I																						
Doput	÷ ÷	1 · · ·																						· ·
Label	ž ž																							
Path	¥ ¥ 🚽																							
Objects G	iuides																							
mouse L: showCl	.ickInfo(	)					M:	dds0	IpenL	ibMar	nage	er()								R: _	l×Hi	Mous	ePop	Up()
1(3) >																								Cmd:

Welcome Virtuoso Layout screen



Ø V	/irtuoso	® Layo	ut Suit	e L Ed	iting	TSV	layo	ut TS	SV_la	iyou	t lay	out (o	n zxp	007	.u-ai	zu.ac	.jp)			-		$\langle  $
Launch <u>F</u> ile <u>E</u> dit	t <u>V</u> iew	<u>C</u> reate	Ver <u>i</u> f;	y Co <u>n</u> r	necti	vity	Optio	ons	<u>T</u> ool:	s <u>W</u>	indow	Opti	<u>m</u> ize	NCS	U 3D:	IC H	elp			cād	ence	
	a l de	പി		R			6.5	~	0		DH:	abc	<b>x</b>	laaka		C1=	esic					
	C   .⊕.			· 61	<u> </u>				-		•	-	<u> </u>		pace.	010	3310		_		- <b>1</b>	
	3   💑	<u> 위</u>		»	(F	)Selea	ot:0	Sel(	(N)::0	Se	1(I):	0 Sel	(0):0	X	:-10.8	3450	Y:-9	,8875	i dX:	dY:	:	»
Layers	? 🗗 🗙																					
AV NV AS	NS	· ·																				
🔝 active drawing	• •																					
YAll Valid Layers	s 🔽 📢																					
🔲 Used Layers Only	1																					
Search	• •																					
△ Layer Purpose V	S 🛆																					
🖪 a drw 🗹											•											
n drw	÷.	· ·																				
🖹 n drw 🛛 🗹	<b>_</b>	· ·																				
📔 p drw 🗹	≤																					
🔛 vtg drw 🗹	<b>_</b>																					
t dow	, se la																					٦I
vit drw	÷.	· ·																				
C drw	2																					
📉 m drw 🛛 🗹	<b>Z</b>																					
📓 m pin 🗹	≤	· ·																				
🔤 m label 🗹	⊻ ⊡	· ·																				
Objects	? 🗗 🗙																					
Object V	S   ^																					
🖻 Shapes 🛛 🗹											•											
Circle M	<b>_</b>	· ·																				
Jonut 🗹	÷.																					
Path V	÷																					
Objects Gui	ldes																	-				┛
<pre>"mouse L: showClic """</pre>	kinfo()					M:	dds0	penL:	ibMar	lager	$\sim$							R: _1	.×HiMo	ousePo	pUp()	
1(3) >																					Cmd:	

Click Create -> Instance

	Create Instance (on zxp007.u-aizu.a	ac.jp) X			
Library	LVS_test	Browse			
Cell	VIA_Stack_A	1	Library Browser     Show Categories	r - Create Instance (on z	xp007.u-aizu.ac.jp) _ 🗆 🤅
View	layout		Library LVS_test	Cell VIA_Stack_A INVS_test	layout View ^ Lock Size
Names	I1		NCSU_Devices_FreePDK3D45     NCSU_TechLib_FreePDK3D45     TSV_layout     US_8ths     webstal in	M2_M1_A_0 M3_M2_A_1 M4_M3_A_2 M5_M4_A_3	layout
Mosaic	Rows 1 Columns	1	analoguib basic cdsDefTechLib	M6_M5_A_4 M7_M6_A_5 M8_M7_A_6 M9_M8_A_7 M10_M9_A_8	
	Delta Y 2 Delta X	2		TM_M10_A_9 VIA_Stack_A VIA_Stack_B VIA_Stack_C	
Halo	✓ efine Halo			VIA_Stack_D VIA_Stack_E	
Physica	al Only				
	Rotate	Upside Down	Llose 3	Filters	Uispiay
	/ Hide Cancel Defa	aults (Help)	1. Click <b>B</b>	Browse	

- 2. Click LVS\_test -> VIA\_Stack\_A
- 3. Click Close
- 4. Click **Hide**





#### Click **point(X: 2.0625 Y: 2.0375).**

You may use the ruler in the toolbar for precision



	Edit Instance Prope	rties (on zxp007.u-aizu.ac.jp)	_ O X
OK Ca	ncel Apply News	Previous	Help
◆ Attribute	$\diamond$ Connectivity $\diamond$ Parame	ster 🔷 Property 🔷 ROD 🔷 🕬	🗆 Common
Library	LVS_testį́		
Cell	VIA_Stack_Ĥį́		
View	layoutį		
Origin: X	2,03	2 γ 2₊03ἔ	
Name	I1	Rotation RO -	
Calliyra	noneį	Placement Status 🛛 none 🖵	
Cluster	Nono 🗆	Halo	

- 1. In *Origin: X* type **2.03**
- 2. In *Origin: Y* type **2.03**



Launch Eile Edit View Create Verify Cognectivity Options Icols Hindow Optimize NCSU 3DIC Help cadence Contact Contact	Virtzoso® Layout Suite L Ed	liting: TSV_layout TSV_layout layout (on zxp007.u-a	aizu.ac.jp) _ 🗆 X
Image: Source     Image: Sou	Launch Eile Edit <u>V</u> iew <u>C</u> reate Ver <u>i</u> fy Co <u>n</u>	nectivity <u>O</u> ptions <u>I</u> ools <u>W</u> indow Opti <u>m</u> ize NCSU 3	DIC Help <b>cādence</b>
Image: State   Image: State   Ave: Nv   Ave: Nv </th <th>   ि 🗔    🤊 🦿   🖨 🖾 🗶 🛃</th> <th>🕦 🖹 🐻 » 🔍 » 👫 🍰 » Morkspace</th> <th>e: Classic 🔽 🔩 🔩</th>	ि 🗔    🤊 🦿   🖨 🖾 🗶 🛃	🕦 🖹 🐻 » 🔍 » 👫 🍰 » Morkspace	e: Classic 🔽 🔩 🔩
Layers ? 8 ×   AV NV   AV NV   ACtive: metall pin   * *   Scope: Used Layers   Scope: Used Layers   Search: *	🖳 🥰 🎯 🛞 🖓 🖓 א 🖫 😕 🔹	(F)Select:0 Sel(N):0 Sel(I):0 Sel(0):0 X:0.5	925 Y:1.6025 dX:-1.5075 »
AV       NV       AS       NS         Active:       metall pin          Shou:       All Valid Lagers Only         Scope:       Used Lagers Only         Search:       Score drawing         Puell       drawing         Puell       drawing         Puell       drawing         Puell       drawing         Puell       drawing         V       drawing         Notest       drawing         Poly       drawing         Contact       drawing         Poly       drawing         Digets       Digets         Doigets       Scope         Mit Togel L90 X/Y	Layers ? 🗗 🗙		
Retive:       Metal1 pin       Image: Comparison of the pin:         Shou:       YAll Valid Lagers Only         Scope:       Used Lagers Only         Search:       Search         Image: Purpose       Image: Purpose         Puell       drawing         Puell       drawing         Puell       drawing         Pinelant       drawing         Vth       drawing         Poly       drawing         Vth       drawing         Vth       drawing         Vth       drawing         Vth       drawing         Seatal       drawing         Donut       drawing         Vth </td <td>AV NV AS NS</td> <td></td> <td></td>	AV NV AS NS		
Show: YAII Valid Lagers Ma Scope: Used Lagers Only Search: Search V Lager Runpose VS active drawing V peell drawing V pipelant drawing V vth drawing V vth drawing V vth drawing V vth drawing V vth drawing V vth drawing V thkox drawing V contact drawing V contact drawing V metall pin V contact drawing V contact drawin	Active: 🔝 metal1 pin 🔽 🔻 👘		
Scope: Used Layers Only Search: Search puell drawing nuell drawing vig drawing	Show: 🍸 All Valid Layer 🔽 🐠		
Search: Search Layer Purpose V S active drawing pwell drawing nuel drawing vtg drawing vtg drawing vth drawing vt	Scope: Used Layers Only		
Lager       Purpose       V S         active       drawing       ✓         pwell       drawing       ✓         nimplant       drawing       ✓         nimplant       drawing       ✓         vtg       drawing       ✓         vtg       drawing       ✓         vtg       drawing       ✓         vth       drawing       ✓         vth       drawing       ✓         vth       drawing       ✓         poly       drawing       ✓         Dbject       V S       ✓         Donut       ✓       ✓         Dolation       ✓       ✓         Objects       Guides	Search: 🔍 Search 🔽 🔻		•
active drawing   pwell   drawing   Y   neall   drawing   Y   drawing	A Layer   Purpose   V   S   🛆		
pwell       drawing       Y         nwell       drawing       Y         niplant       drawing       Y         pimplant       drawing       Y         vtg       drawing       Y         vthkox       drawing       Y         contact       drawing       Y         metall       poly       drawing       Y         metall       poly       drawing       Y         metall       poly       drawing       Y         follogict       Y       S         follogict       S       S         follogict       S       S         follogict       S	🖬 active drawing 🗹 🗹 🗍		
<pre>nimeII drawing * * * nimeIant drawing * * pimplant drawing * * vtg drawing * * vtg drawing * * vtg drawing * * vtg drawing * * thkox drawing * * poly drawing * * contact drawing * * contact drawing * * netal1 pin * * netal1 pin * * netal1 drawing * * Objects ? * Dobject * V S - Circle/Ellipse * * - Circle/Ellipse * - Circle/</pre>	pwell drawing 🗹 🗹		
Pipplant drawing       Y         Vtg       drawing         Vtg       drawing         Vth       drawing         Y       thkox         drawing       Y         thkox       drawing         Y       thkox         poly       drawing         Y       thkox         drawing       Y         contact       drawing         Y       metall         deautog       Y         metall       pin         W       metall         dbject       Y         - Circle/Ellipse       Y         - Dout       Y         - Daut       Y         - Path       Y         - Path       Y         - Path       Y         - N: Toggle L90 X/Y       R: Pop-up Menu         13(15)       Point at the first corner of the pin:	nimplant, drawing 🗹 🗸		
iving       drawing       iving         iving       iving <th>🎽 pimplant drawing 🗹 🗹</th> <th></th> <th></th>	🎽 pimplant drawing 🗹 🗹		
wth drawing   poly drawing   wetail drawing   metail pin   metail ideol   ideol ideol </td <td>📕 vtg 🛛 drawing 🗹 🗹</td> <td></td> <td></td>	📕 vtg 🛛 drawing 🗹 🗹		
thkox drawing   poly drawing   contact drawing   metall drawing   metall pin   pin pin   mouse pin   mouse L:   Enter Point M:   Toggle L90 X/Y R:   Pop-up Menu   13(15) Point at the first corner of the pin:	🖬 vth drawing 🗹 🗹		
poly drawing   contact drawing   drawing drawing   metal1 pin   metal1 pin   metal1 ideo   ideo drawing   metal1 ideo   ideo drawing   ideo drawing   metal1 pin   ideo drawing	🗖 thkox drawing 🗹 🗹		
contact drawing   metall drawing   metall pin   metall pin   metall ide   Objects Circle/Ellipse   - Donut ide   - Data ide   Objects Guides   Imouse L: Enter Point M: Toggle L90 X/Y R: Pop-up Menu 13(15) Point at the first corner of the pin:	poly drawing 🗹 🗹		
metal1     Objects     Objects<	🔤 contact drawing 🕑 🗹		
Weddili       Jukoli	metal1 pin VVV		
Objects       Image: Circle/Ellipse         Image: Circle/Ellipse       Image: Circle/Ellipse			
Ubjects       Ubject       V S         Object       V S         Objects       V S         - Donut       V V         - Donut       V V         - Data       V V         - Dout       V V         - Data       V V         - Dout       V V         - Data       V V         - Data       V V         - Data       V V         - Dout       V V         - Data       V V         - Data <td></td> <td></td> <td></td>			
Ubject       V       Shapes            •• Shapes          ✓ ✓            •• Donut          ✓ ✓            •• Data          •• Instat            •• Data          •• Instat            •• Data          •• Instat            •• Data          •• Instat            •• Instat          •• Instat	Ubjects C		
B Strates         - Circle/Ellipse         - Donut         - Donut         - Label         - Path         - Path         - Objects         Guides         - Imouse L: Enter Point         M: Toggle L90 X/Y         R: Pop-up Menu         13(15)         Point at the first corner of the pin:	Ubject V S A		
Bonut     Image: Construction       Image: Construction       Objects       Guides       Image: Construction	Circle/Ellipse		
Label       Image: Construction         Objects       Guides         Immouse L: Enter Point       M: Toggle L90 X/Y         R: Pop-up Menu         13(15)       Point at the first corner of the pin:	Donut 🗹 🗹		
Path       Image: Construction of the pin:         Objects       Guides         Immouse L: Enter Point       M: Toggle L90 X/Y         R: Pop-up Menu         13(15)       Point at the first corner of the pin:	-Label 🗹 🗹		
Objects     Guides       "mouse L: Enter Point     M: Toggle L90 X/Y       13(15)     Point at the first corner of the pin:	Path 🗹 🗹 🚽		
Immouse L: Enter Point       M: Toggle L90 X/Y       R: Pop-up Menu         13(15)       Point at the first corner of the pin:       Cmd: Pin	Objects Guides		
13(15) Point at the first corner of the pin:	mouse L: Enter Point	M: Toggle L90 X/Y	R: Pop-up Menu
	13(15) Point at the first corner of the pin:		Cmd: Pin

Click metal1 pin
 Click Create -> Pin



Create Shape Pin (on zxp007.u-aizu.ac.jp)

	Connectivity Terminal Names IN Keep First Name X Pitch 0 Y Pitch 0 Display Terminal Name Splay Terminal Name Option, Create as ROD Object
<ol> <li>Terminal Names → IN</li> <li>Mode → rectangle</li> <li>I/O Type → input</li> <li>Click Hide</li> </ol>	Name     rect0       Mode     2     • rectangle     • dot     • polygon     • circle     • auto pin       I/O Type     3     • input     • output     • inputOutput     • switch       jumper     • unused     • tristate
	Snap Mode Orthogonal Access Direction V Top V Bottom V Left V Right Any None

Help

Cancel)

Hide

×





#### Click point(X:3.06 Y: 3.06)



×.	Virt	uoso® La	ayout Suit	e L Editin	g: TSV_layo	ut TSV_layo	ut layou	ıt (on zxp0(	)7.u-aizu	ı.ac.jp)		×
Launch E	ile <u>E</u> dit \	/iew <u>C</u> rea	ate Ver <u>i</u> fi	y Co <u>n</u> nect	ivity Optic	ons <u>T</u> ools	<u>W</u> indow	Opti <u>m</u> ize NO	CSU 3DIO	) <u>H</u> elp	cād	ence
	<b>∮ ?</b>	♣ [	) 🔟 🗙	e 🗊	8   🕹	» 🛛 🔍 🔹		abc » Worl	kspace:	Classic		
	\$	<b>P</b> I 4	P 4	» 📗 (	F)Select:0	Sel(N):0 S	el(I):0	Sel(0):0	(:4.0600	) Y:1.0000	0000.0:Xk	»
Layers		? 🗗	×									
AV	NV AS	NS										
Active:	metal1 pin	n 🔽	-									
Show: 🍸	All Valid	Layer:	4									
Scope:	Used Layers	s Only										
Search:	Search		<b>•</b>									
			0									
active	drawing	<b>~ ~</b>	â									
pwell	drawing	<b>v v</b>										
nwell	drawing	<ul> <li></li> </ul>										
🖹 nimplant	: drawing	<ul> <li>✓</li> </ul>										
🖹 pimplant	. drawing	<ul> <li>✓</li> </ul>										
📕 vtg	drawing	<ul> <li>✓</li> </ul>										
📕 vth	drawing	<ul> <li>✓</li> </ul>										
📕 thkox	drawing	<ul> <li>✓</li> </ul>										
poly	drawing											
🔳 contact	drawing	V										
📉 metal1	drawing	<ul> <li>✓</li> </ul>										
📉 metal1	pin	×										
📉 metal1	label	<b>v v</b>										
Objects		28	×									
Objects												
Uk Elu Chance	Ject											
Cinc	lo/Ellipso											
	+ TC/CIIIPSC											
bonu	1										Ļ	3
Path	1											
	~ <u></u>											
Objects	Guides	s										
™mouse L:	Enter Point				M: To	oggle L90 X/	ΥY				R: Pop-up	Menu
13(15) En	ter the ter	minal nam	me of the	oin or cl.	ick on the p	oin figure f	`or creat	ting a strom	ng connec	t pin:	Cmc	: Pin

#### Drag the pointer to **point(X:4.06 Y: 1.00)** and click



					Edit Rect	angle Pin Pr	operties						
			OK	Cancel App	oly Neva	Previous							
			◆ Attribut	Attribute $\diamond$ Connectivity $\diamond$ Paramatar $\diamond$ Property $\diamond$ 200 $\diamond$ 201									
			Layer 1 2	metal1	pn 🖵	Layer Filter	\$ }						
1. ว	Select meta	l1 pn	Left	3.06ž		Bottom	1į́						
۷.	Left:	3.06	Right	4.06ž		Тор	3.06ž	-					
	Right:	4.06	Width	1ž		Height	2.06ž						
	Bottom: Top:	1 3.06	Placement 9	itatus <u>'</u>	none 💷								
3.	Click <b>OK</b>		Pin Name	P	0ĭ								
			Terminal Na	ame I	NĚ								



Virtu2so® Layout Suite L Editing: TSV_layout TSV_layout layout (on zxp007.u-aizu.ac.jp)	_ <b>-</b> ×
Launch Eile Edit View Create Ver <u>i</u> fy Co <u>n</u> nectivity Options Iools Window Optimize NCSU 3DIC Help	cādence
📔 🎦 📑 🧳 🥐 🛱 🖾 🖾 🗶 🚰 🗊 😑 🚱 » 🔍 » 🎝 📩 » Workspace: Classic	-
📕 🔩 🥞 🇐 🖓 🧐 🖓 🔢 🐘 🔹 🕷 (F)Select:0 Sel(N):0 Sel(I):0 Sel(0):0 X:4.0600 Y:1.0000 (	dX:0.0000 »
Layers ? F X	
AV NV AS NS	
Active: 📓 metal1 pin 🧧 🔻	
Show: 🝸 All Valid Layer	
Scope: Used Layers Only	
Search: 🔍 Search	
Layer       Purpose       V       S         active       drawing       ✓       ✓         pwell       drawing       ✓       ✓         nwell       drawing       ✓       ✓         nimplant       drawing       ✓       ✓         vtg       drawing       ✓       ✓         vth       drawing       ✓       ✓         thkox       drawing       ✓       ✓         poly       drawing       ✓       ✓	
Montaet drawing V	
💌 metal1 pin 🗹 🗹	
🔤 metal1 label 🗹 🗹 🔄	
Objects ? 🖥 🗙	
Object     V     S	
	2
Objects Guides	
"mouse L: Enter Point     M: Toggle L90 X/Y       47(4E)     Enter the territed error of the size of the	R: Pop-up Menu
TOVIDA FUTEL THE TELEVINAT NAME OF THE BIN OF CITCK ON THE BIN FIGURE FOR CLEATING A STRONG CONNECT BIN:	Umd:Pin_

#### Click Create -> Pin


	Create Shape Pin (on zxp007.u-aizu.ac.jp)	×
Connectivity	1 🖲 strong 🔾 weak	
Terminal Names	IN Physical Only	
🔲 Keep First	Name X Pitch 0 Y Pitch 0	
🔲 Display Te	rminal Name splay Terminal Name Option.	
🔲 Create as	ROD Object	
Name	rect0	
Mode	2 💽 rectangle 🔾 dot 🔾 polygon 🔾 circle 🔾 auto p	)in
I/O Type	3 💽 input 🔾 output 🔾 inputOutput 🔾 switch	
	🔾 jumper 🔾 unused 🔾 tristate	
Snap Mode	orthogonal 🔽	
Access Directi	.on 🗹 Top 🗹 Bottom 🗹 Left 🗹 Right	
	🗹 Any 🛄 None	
	A Hide Cancel He	In

- 1. Type IN
- 2. Check rectangle
- 3. Check input
- 4. Click **Hide**



🕺 🛛 Virtuoso® Layou	ıt Suite L Editing: TSV_lay	out TSV_layout layou	ıt (on zxp007.u-aizu.ac.	jp) _ □ ×
Launch Eile Edit View Create	Ver <u>i</u> fy Co <u>n</u> nectivity Opt	ions <u>I</u> ools <u>W</u> indow	Opti <u>m</u> ize NCSU 3DIC <u>H</u> e	lp <b>cādence</b>
<b>  ≏    &gt;                            </b>	🗆 🗙 🧬 🛈 ⊨ I 🕹	) » 🛛 🔍 » 🛛 🎝	abc » Workspace: Clas	sic 🔽 🗟
I 🔩 🧠 🌋 🛞 🖓 🖓	🦺 🛛 » 🛛 (F)Select:0	) Sel(N):0 Sel(I):0	Sel(0):0   X:4.0600 Y:	1.0000 dX:0.8125 »
Layers ? 5 ×	^			
AV NV AS NS				
Active: 📓 metal1 pin 🔽 🔻				
Show: 🍸 All Valid Layer 🕶 🐠				
Scope: Used Layers Only				
Search: 🔍 Search 🔽 🔻				
Layer Purpose V S ∧     active drawing ⊻ ⊻				
nwell drawing VV				
pimplant drawing 🗹 🗹		· ·		
📕 vtg drawing 🗹 🗹				
th drawing 🗹 🗹			$\leq$	
poly drawing 🗹 🗹				
🗖 contact drawing 🗹 🗹	· ·	<b>-</b>		
metal1 drawing 🗹 🗹				~~
metall label				
🕂 Shapes 🗹 🗹 🗍				
-Circle/Ellipse 🗹 🗹 🖌				
- Donut 🗹 🗹				
Objects Guides				
"mouse L: Enter Point	M: 1	Toggle L90 X/Y		R: Pop-up Menu
13(15) Point at the first corner	of the pin:			Cmd: Pin

#### Click point(X:4.06 Y: 1.00)



💋 Virtuoso® Layout Suite L Editing: TSV_layout TSV_layout	layout (on zxp007.u-aizu.ac.jp) _ 🗆 🗸
Launch Eile Edit <u>V</u> iew <u>C</u> reate Ver <u>i</u> fy Co <u>n</u> nectivity Options <u>I</u> ools <u>W</u> ir	dow Optimize NCSU 3DIC Help cādence
🎦 🖃 🔗 🦿 🗘 🖾 🗶 🚰 🛈 🔚 🕲 » 🔍 »	🏷 🚢 » Workspace: Classic 🔽 🗟 🗸
🛛 🖓 🧠 🗐 🏰 🎦 🖇 🔹 🛛 KF)Select:0 Sel(N):0 Sel	I):0 Sel(D):0   X:0.0000 Y:0.0000 dX:-4.0600 >>
Layers ? E X	
AV NV AS NS	
Active: Smetal1 pin 🔽 🔻	
Show: 🍸 All Valid Layer 🔽 🐠	
Scope: Used Layers Only	
Search: Q Search	
🗹 active drawing 🗹 🗹 🗐	
🔲 pwell drawing 🗹 🗹	
🔲 nwell drawing 🗹 🗹	
🔁 nimplant drawing 🛛 🗹	
🔛 pimplant drawing 🛛 🗹 🚽	
📰 vtg 🛛 drawing 🗹 🗹	
📰 vth drawing 🗹 🗹	
🔳 thkox drawing 🗹 🗹	
poly drawing 🗹 🗹	
🔲 contact drawing 🗹 🗹	
📉 metall drawing 🗹 🗹	
🚾 metall pin 🗹 🗹	
🔤 metall label 🗹 🗹 🔄	
Objects ? E ×	
🖻 Shapes 🛛 🔽 🗐	
Circle/Ellipse 🔽 🗹	
Donut 🔽 🔽	
Label 🔽 🔽 🔤	
Path 🗹 🗹 🔤	
Objects Guides	
mouse L: Enter Point M: Toggle L90 X/Y	R: Pop-up Menu
13(15) Point at the opposite corner of the pin:	Cmd: Pin

#### Drag the pointer to **point(X:0.00 Y: 0.00)** and click



		<u>א</u>			E	dit Recta	angle Pin P	roperties
			OK C	ancel	Apply	Nort,	Previous	
		_	🔶 Attribute	🔷 Conne	ectivity	◇ Par and	attar 🔷 Prope	erty 🔷 ROD 🔷 DFM
			Layer 1	Metal1	. pn	-	Layer Filte	r I
			2 -					
Select <b>meta</b> l	1 pn		Left	Q			Bottom	Q
Left:	0		Right	4.06ž			Тор	٦Ľ
Right:	4.06		Width	4.06ž			Height	1į́
Bottom: Top:	0 1		Placement St	atus	none	-		
Click <b>OK</b>			Pin Name		P1			
			Terminal Nam	ie	IN			
	Select metal Type Left: Right: Bottom: Top: Click OK	Select metal1 pn Type Left: 0 Right: 4.06 Bottom: 0 Top: 1 Click OK	Select metal1 pn Type Left: 0 Right: 4.06 Bottom: 0 Top: 1 Click OK	3 OK Attribute Attribute Lager 1 2 Left Right: 4.06 Bottom: 0 Top: 1 Click OK	3       0K       Cancel         0K       Cancel       ▲         Attribute       ✓ Conne         Layer       1       Immetal1         2       Left       Ø         Right:       4.06       Hight       4.06         Bottom:       0       Placement Status       Placement Status         Pin Name       Terminal Name       Terminal Name	3       OK Cancel Apply         OK Cancel Apply         ◆ Attribute ◆ Connectivity         Layer 1         Type         Left: 0         Right: 4.06         Bottom: 0         Top: 1         Click OK	3       Edit Recta         OK       Cancel Apply Navs         Attribute <> Connectivity <> Parada         Attribute <> Connectivity <> Parada         Layer       1         Left:       0         Right:       4.06         Bottom:       0         Top:       1         Placement Status       none         Pin Name       P         Terminal Name       IN	3       Edit Rectangle Pin Pin         OK       Cancel       Apply       Newt       Previouse            • Attribute ◇ Connectivity ◇ Parameter ◇ Prope         Layer       1       Immedal       Immedal<

### Right click created Input pin and click Properties









- 1. Click metal1 drawing
- 2. Click Create -> Shape -> path



🕺 🛛 🛛 Virtuoso® Layout S	uite L Editing: TSV_layout TSV_layout layout (on zxp0	07.u-aizu.ac.jp) _ 🗆 🗙
Launch File Edit <u>V</u> iew <u>C</u> reate Ve	r <u>i</u> fy Co <u>n</u> nectivity Options <u>T</u> ools <u>W</u> indow Opti <u>m</u> ize M	ICSU 3DIC Help <b>cādence</b>
🖻 🕞 😽 🥐 🛱 💷	🗙 🥵 🕦 📙 🕑 » 🛛 🔍 » 🖓 🖧 w 🗤	-kspace: Classic 🔽 🗟 🗔
IR, 🧠 爹 🎕 i 💁 🚰 I	> (F)Select:1 Sel(N):0 Sel(I):1 Sel(0):0	X:2.0625 Y:2.0375 #X:-0.6125 >>
Layers ? 🗗 🗙		
AV NV AS NS		
Active: 📓 metal1 drawing 🌄 🔻		
Show: 🍸 All Valid Layer 🔽 🐠		
Scope: 🗌 Used Layers Only		
Search: Search		
<ul> <li>Layer Purpose V S ∧</li> <li>active drawing ✓ ✓</li> <li>pwell drawing ✓</li> </ul>		
nwell drawing 🗹 🗹		
pimplant drawing 🗹 🗹		
📰 vtg drawing 🗹 🗹		
vth drawing 🗹 🗹		
poly drawing VV	r.	
contact drawing 🗹 🗹		
🔊 metal1 drawing 🗹 🗹		
📓 metal1 pin 🗹 🗹 🔤		
Metall label 🗹 🗹 🔤		
Objects ? 🗗 🗙		
Object VSA		
Erste/Ellipse		
- Donut		
Label 🗹 🗹		
Path 🗹 🗹 🚍		
Objects Guides		
<pre>"mouse L: showClickInfo()</pre>	M: leHiCreatePath()	R: _1xHiMousePopUp()
13(15) >		Cmd:

Click point(X: 2.0625 Y: 2.0375)





Drag the pointer to **point(X:4.06 Y: 2.0375)** and double click



~		Edit Path Prope	erties (on zxp007.	u-aizu.ac.jp)					
3	OK Car	ncel Apply Nove	t Previous						
	◆ Attribute	$\diamond$ Connectivity $\diamond$ Par	aaatar 🔷 Property 🖓	🔷 ROD 💊 DFM					
	Layer 1	metal1 dg 🖵	Layer Filter 🎽						
2	bBor ((2.0625 2.005) (4.06 2.07)))								
2	Points	(2,0625 2,0375) (4,08	6 2.0375) <u>)</u>	0375) <u> </u>					
	Width	0.065	Begin Extension	Q					
	Туре	truncate 🗕	End Extension	Q					
	Route Status	normal —	Part of a Route	FALSE					

- 1. Select metal1 dg
- 2. Type

Points: (2.0625 2.0375) (4.06 2.0375) Width: 0.065

3. Click **OK** 

Right click on the created path and click Properties





- 1. Click **TM pin**
- 2. Click Create -> pin



Cr Cr	eate Shape Pin (on zxp007.u-aizu.ac.jp)	×
Connectivity 1 Terminal Names	● strong	
🔲 Keep First M	lame X Pitch 0 Y Pitch 0	
🔲 Display Term	inal Name splay Terminal Name Option.	
🔲 Create as RC	D Object	
Name	rect0	
Mode 2	🖲 rectangle 🔾 dot 🔾 polygon 🔾 circle 🔾 auto p	in
I/O Type 3	🔾 input 💿 output 🔾 inputOutput 🔾 switch	
	🔾 jumper 🔾 unused 🔾 tristate	
Snap Mode	orthogonal 🔽	
Access Direction	🗹 🗹 Top 🔽 Bottom 🗹 Left 🗹 Right	
	🗹 Any 🛄 None	
	4 Hide Cancel Hel	,p

- 1. Type **OUT**
- 2. Check rectangle
- 3. Check output
- 4. Click **Hide**



×.		V	irtuo	io® L	.ayo	ut Suit	e L Edit	ting: 1	rsv_lay	out TS	V_lay	out layo	out (on z	zxp0	07.u-aizu	.ac.jp)		-	<b>x</b>
Laun	ich ļ	<u>F</u> ile <u>E</u> dit	<u>V</u> ie	u <u>C</u> re	eate	Ver <u>i</u> fy	i Co <u>n</u> ni	ectivi	.ty <u>O</u> pt	ions <u>I</u>	[ools	<u>W</u> indow	Opti <u>m</u> i:	ze M	NCSU 3DIC	Help		cāde	nce
		<b>\$</b>	è   ه	€) (	C I	•	R		8   @	) »	Q	» 🛛	abc »	Wor	rkspace: (	Classic		- 5	•
	-54	) 🍰 🖏	0	👍		1 🖳	»	(F)9	elect:	1 Sel()	4):0	Sel(I):	1 Sel(0)	):0	X:1.0325	Y:3.0300	dX:0.00	00	»
Laye	rs			?2	P×														
AV		NV é	AS	NS															
Activ	e: [	🕈 TM pin		-	•														
Show:		🍸 All Vali	d Lay	er:															
Scope	: [	Used Laye	ers Or	nly															
Searc	h: 🔇	<b>.</b> TM		×	•														
<u>∧  L</u>	ayer	r   Purpo	ise	V   S															
🐹 TM		drawing	g l	<u> </u>															
駫 TM		pin	ĺ	<ul> <li></li> </ul>															
🐹 TM		label	ĺ	<ul> <li></li> </ul>															
M TM	.A	drawing	g l																
TM_	A.	pin	1	<ul> <li></li> </ul>															
M_ TM_	A	label		<u> </u>															
M TM_	В	drawing	g l	<u> </u>															
TM_	В	pin		<u> </u>															
IM_	В	label		<u> </u>	$\subseteq$							_							
	0	drawing	g l	<u> </u>								4							
	L C	p1n																	
<b>В 1</b> 11_	_L 	label	. 6		-1														
	.U	arawing	5 1																
Ubje	cts																		
D Ch	0	bject		VIS															
Er sn	apes Ciw	-le/Ellipe	- I																
	- Dom	∿+ STE\EIIIbS	e (	55															
	l she	ыс =1		55															
	Patk	 1	i i	10															
		<u></u>			$\overline{\nabla}$														
Ob,	jects	Guid	des																
mous	e L:	Enter Poi	int						M:	Toggle	L90 (	XZY					R: Po	op-up ≬	1enu
13(15	) Pi	oint at th	ie opp	osite	e cor	rner of	the pi	n:										Cmd:	Pin 📘

#### Click point(X: 1.03 Y: 3.03)



Virtuoso® Layout Suite L Editing: TSV_layout TSV_layout layout (on zxp007.u-aizu.ac.jp)	_ = ×
Launch Eile Edit Yiew Create Verify Connectivity Options Iools Window Optimize NCSU 3DIC Help	cādence
📔 🕞 🦿 🥠 🏟 🛱 🖾 🗶 🚰 🛈 🖹 🕹 » 🔍 » 🍱 🚈 » Morkspace: Classic	
🛛 📭 🧠 🎯 🎉 🖤 🏰 🏪 🥒 🔹 (F)Select:1 Sel(N):0 Sel(I):1 Sel(D):0 X:3.0350 Y:1.03	00 dX:2.0025 >>
Layers ? • X	
AV NV AS NS	
Active: 📓 TM pin 🔽 🔻	
Show: 🍸 All Valid Layer 🔽 🐠	
Scope: Used Layers Only	
Search: Q TM	
∧ Layer   Purpose   V   S  ∧ ∭ TM drawing ⊻ ⊻	
Min 🗹 🗹	
TM_A pin 🗹 🗹 🗐	
👿 TM_A label 🗹 🗹	
💹 TM_B drawing 🗹 🗹	0,5 0
🗱 TM_B pin 🗹 🗹	-
TM_D drawing 🗹 🗹 🔽	
b-Shapes V V	-
Circle/Ellipse 🗹 🗹	
Donut 🗹 🗹	-
Label 🗹 🗹	
Path 🗹 🗹 🚽	
Objects Guides	2
mouse L: Enter Point M: Toggle L90 X/Y	R: Pop-up Menu
13(15) Point at the opposite corner of the pin:	Cmd: Pin

Drag the pointer to **point(X:3.03 Y: 1.03)** and click



		2		Ealt Re	ctangle Pl	n Properties	G (on Zxpuu	//.u-aizu.ac.jp/	
		5	ок с	ancel	Apply	tors hrevio	92 2		
			◆ Attribute	🔷 Conne	ectivity 🔷	Parawatar 💊	Property 💸	ROD 💠 DFM	
			Layer 1	ТМ	pn 🗆	Layer	Filter I		
_	- <b>.</b>		2 -			-			
1.	Select <b>TM p</b>	n	Left	1.03		Bottom	1.03		
۷.	туре		D: 11					ξ	
	Left:	1.03	Right	lo≁∩ož		Тор	3+03	i.	
	Right:	3.03	Width	Ž		Height	2ž		
	Bottom: Top:	1.03 3.03	Placement St	atus	none –	1			
3.	Click <b>OK</b>		Pin Name		PŽ				
			Terminal Nam	)e	OUTĮ				
			1						

#### Right click created Output pin and click Properties



## Step3: Create TSV layout



The TSV layout is completed.

Click the Save Icon



Č	Virtuoso® 6.1.5 - Log: /home/zxp035/CDS.log (on zxp007.u-aizu.ac.jp)	_ 0 X
<u>F</u> ile	[ools Options Help	cādence
Done lo Loading	ading FreePDK customizations. rte.cxt	
	L: M:	R:
1 >		



Virtuoso(R) LEF Out (on zxp007.u-aizu.ac.jp) ×	2	Select Cells (on zxp007.u-aizu.ac.jp) ×
LEF File Name 1 TSV.lef		INVS_test M10_M9_H_8 M2_M1_A_0
Library Name LVS_test		M3_M2_A_1 M4_M3_A_2 M5_M4_A_3
◉ cells ◯ cellList File Z	1	M6_M5_A_4
Output Cell(s)		M8_M7_A_6
		TM_H0_A_9
Cell List File		VIA_Stack_A VIA_Stack_B
Output View(s)		VIA_Stack_C VIA_Stack_D
		VIA_Stack_E
Log File Name		
LEF Version 5.7 🔽 No Technology 🗌		
Output Technology Information Only		
Generate Cell List File By Cells in Design		Course 1 Contract Old Description Old Under
🔾 Use Template File 🥑 Use GUI Fields	-	Cancel Select Hil Deselect Hil Help
Template File Name		
Save Template File Name Save	1.	In <i>LEF File Name,</i> Type <b>TSV.lef</b>
OK Cancel Defaults Apply Help	2.	Click on <b>Output Cell</b>
	ົ	Click INVS test
	5.	

4. Click **OK** 



	Select Views (on zxp007.u-aizu.ac.jp) ×
Virtuoso(R) LEF Out (on zxp007.u-aizu.ac.jp) x	abstract abstract.ext
LEF File Name TSV.lef	layout
Library Name	
🥑 cells 🔾 cellList File	
Output Cell(s) INVS_test	
Cell List File	
Output View(s)	
Log File Name 1	
LEF Version 5.7 No Technology	
Output Technology Information Only	
Generate Cell List File By Cells in Design	Cancel Select All Deselect All Help
🔾 Use Template File 🥑 Use GUI Fields	1. Click on <b>Output View</b>
Template File Name	2. Click layout
Save Template File Name Save	3. Click <b>OK</b>
OK Cancel Defaults Apply Help	



Virtuoso	o(R) LEF Out (on zxp007.u-aizu.ac.jp)	×
LEF File Name	TSV.lef	
Library Name	LVS_test	
🖲 cel	ls 🔾 cellList File	
Output Cell(s)	INVS_test	
Cell List File		
Output View(s)	layout	
Log File Name		
LEF Version	5.7 🔽 No Technology 🗌	
Output Technology I	nformation Only	
Generate Cell List	File By Cells in Design	
🔾 Use Template Fil	e 🖲 Use GUI Fields	
Template File Name		
Save Template File	Name Save	
	OK Cancel Defaults Apply He	elp



C Virtuoso® 6.1.5 - Log: /ho	me/zxp035/CDS.log (on zxp007.u-aizu.ac.jp) _ 🗆 🗙
<u>File I</u> ools <u>O</u> ptions <u>H</u> elp	cādence
Host Name : zxp007.u-aizu.ac.jp Directory : /home/zxp035/3D_TSV/LEF_File DB Version: 20110110 (SJ) CADENCE Design Systems, Inc. ************************************	**************************************
	PopUp Message (on zxp007.u-aizu.ac.jp)
<pre>"mouse L: showClickInfo() 1 &gt;</pre>	Iefout translation completed (errors: 0, warnings: Please see the log file.
	OK Cancel Help

TSV.lef is exported without any errors.



#### <== Back to Contents

## 3. Modify lef file



E zxp	035@zxp007:LEF_File	_ □	×
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>S</u> earch <u>T</u> ermir	al <u>H</u> elp		
[zxp035@zxp007 LEF_File]\$ emacs	TSV.lef &		



#### **Before**

E	emacs@zxp007.u-aizu.ac.jp (on zxp007.u-aizu.a 🗕 🗆 🗙	🮯 emacs@zxp007.u-aizu.ac.jp (on zxp007.u-aizu.a 🗕 🗆 🗙	
F	ile Edit Options Buffers Tools Help	File Edit Options Buffers Tools Help	
	哈 🖴 🗃 🗶 🖄 🖾 🛸 🖡 🛱 🗸 🛁	🖻 🖴 🗃 🗶 🖄 🖾 🍏 🔏 🖡 🗭 🛩	
	<pre>VERSION 5.7 ;[] BUSBITCHARS "[]" ; DIVIDERCHAR "/" ; PROPERTYDEFINITIONS MACRO lastSavedExtractCounter INTEGER ; END PROPERTYDEFINITIONS UNITS DATABASE MICRONS 2000 ; END UNITS MANUFACTURINGGRID 0.0025 ; LAYER OVERLAP TYPE OVERLAP ; END OVERLAP LAYER active TYPE MASTERSLICE ;</pre>	 VERSION 5.7 ;[] BUSBITCHARS "[]" ; DIVIDERCHAR "/" ; PROPERTYDEFINITIONS MACRO lastSavedExtractCounter INTEGER ; MACRO FE_CORE_BOX_LL_X REAL ; MACRO FE_CORE_BOX_UR_X REAL ; MACRO FE_CORE_BOX_UL_Y REAL ; MACRO FE_CORE_BOX_UR Y REAL ; END PROPERTYDEFINITIONS UNITS DATABASE MICRONS 2000 ; END UNITS MANUFACTURINGGRID 0.0025 ; LAYER OVERLAP	
	END active	TYPE OVERLAP ;	

#### Add codes in red rectangle

#### After



#### Before

#### After





#### Before

```
VIA M10 M9 via DEFAULT
  LAYER metal9 ;
    RECT -0.4 -0.4 0.4 0.4 ;
  LAYER via9 ;
    RECT -0.4 -0.4 0.4 0.4 ;
  LAYER metal10 ;
    RECT -0.4 -0.4 0.4 0.4 ;
END M10 M9 via
VIA TM M10 via DEFAULT
  LAYER metal10 ;
    RECT -0.4 -0.4 0.4 0.4 ;
  LAYER VUP ;
    RECT -0.4 -0.4 0.4 0.4 ;
  LAYER TM ;
    RECT -0.9975 -1.0 1.0025 1.0 ;
END TM M10 via
VIA M2 M1 viaB DEFAULT
  LAYER metall :
    RECT -0.0675 -0.0325 0.0675 0.0325 ;
  LAYER vial ;
    RECT -0.0325 -0.0325 0.0325 0.0325 ;
  LAYER metal2 ;
```

```
RECT -0.0675 -0.035 0.0675 0.035 ;
END M2 M1 viaB
```

#### After

```
VIA M10 M9 via DEFAULT
  LAYER metal9 ;
    RECT -0.4 -0.4 0.4 0.4 ;
  LAYER via9 ;
    RECT -0.4 -0.4 0.4 0.4 ;
  LAYER metal10 ;
    RECT -0.4 -0.4 0.4 0.4 ;
END M10 M9 via
VIA M2 M1 viaB DEFAULT
  LAYER metal1 ;
    RECT -0.0675 -0.0325 0.0675 0.0325 ;
  LAYER vial ;
    RECT -0.0325 -0.0325 0.0325 0.0325 ;
  LAYER metal2 ;
    RECT -0.0675 -0.035 0.0675 0.035 ;
END M2 M1 viaB
VIA M2 M1 viaC DEFAULT
  LAYER metal1 :
  RECT -0.0325 -0.0675 0.0325 0.0675 ;
П.
  LAYER vial :
    RECT -0.0325 -0.0325 0.0325 0.0325 ;
  LAYER metal2 ;
    RECT -0.035 -0.0675 0.035 0.0675 ;
END M2 M1 viaC
```



#### Before

#### After



#### Delete codes in red rectangle



#### Before

#### After

SIZE 4.06 BY 4.06 ; SYMMETRY X Y ;

SITE FreePDK45 38x28 10R NP 162NW 340 ;

```
VIARULE TM M10 GENERATE
                                                                       LAYER metal10 ;
                                                                         ENCLOSURE 0.6 0.6 ;
                                                                        LAYER TM ;
                                                                          ENCLOSURE 0.6 0.6 ;
                                                                       LAYER VUP ;
VIARULE TM M10 GENERATE
                                                                         RECT -0.4 -0.4 0.4 0.4 ;
  LAYER metal10 ;
                                                                         SPACING 1.68 BY 1.68 ;
    ENCLOSURE 0.6 0.6 ;
                                                                      END TM M10
  LAYER TM ;
    ENCLOSURE 0.6 0.6 ;
                                                                     SITE FreePDK45 38x28 10R NP 162NW 340
  LAYER VUP :
                                                                       SYMMETRY y ;
    RECT -0.4 -0.4 0.4 0.4 ;
                                                                       CLASS core ;
    SPACING 1.68 BY 1.68 ;
                                                                        SIZE 0.19 BY 1.4 ;
END TM M10
                                                                      END FreePDK45 38x28 10R NP 162NW 340
П
MACR0 TSV
                                                                     MACR0 TSV
  PROPERTY lastSavedExtractCounter 1527 ;
                                                                      CLASS BLOCK ;
END TSV
                                                                       ORIGIN 0 0 ;
                                                                       FOREIGN TSV 0 0 ;
```



#### Before

1	CUTSPACING 6 6 ; ENCLOSURE 0.6 0.6 0.6 0.6 ; ROWCOL 1 1 ; END BM_D_BM_E_45	
	MACRO TSV PROPERTY lastSavedExtractCounter 1527 ; END TSV END LIBRARY	-

#### After

CLASS core ; SIZE 0.19 BY 1.4 ; END FreePDK45\_38x28\_10R\_NP\_162NW\_340

#### MACR0 TSV

CLASS BLOCK ; ORIGIN 0 0 ; FOREIGN TSV 0 0 ; SIZE 4.06 BY 4.06 ; SYMMETRY X Y ; SITE FreePDK45 38x28 10R NP 162NW 340 ; PIN data out DIRECTION OUTPUT ; USE SIGNAL ; PORT LAYER TM ; RECT 1.03 1.03 3.03 3.03 ; END END data out PIN data in DIRECTION INPUT ; USE SIGNAL ; PORT LAYER metal1 ; RECT 3.06 1 4.06 3.06 ; END PORT LAYER metal1 ; RECT 0 0 4.06 1 ; END END data in



PIN data out DIRECTION OUTPUT ; П USE SIGNAL ; PORT LAYER TM ; RECT 1.03 1.03 3.03 3.03 ; END END data out PIN data in DIRECTION INPUT : USE SIGNAL ; PORT LAYER metall ; RECT 3.06 1 4.06 3.06 : END PORT LAYER metall ; RECT 0 0 4.06 1 ; END END data in PROPERTY lastSavedExtractCounter 1527 : END TSV END LIBRARY Π

**Before** 

#### After END data in 0BS LAYER metal1 ; RECT 0 0 4.06 1.0 ; RECT 0 1.0 1.0 3.06 ; RECT 3.06 1.0 4.06 4.06 ; RECT 0 3.06 4.06 4.06 ; LAYER metal2 ; RECT 0 0 4.06 1.0 ; RECT 0 1.0 1.0 3.06 ; RECT 3.06 1.0 4.06 4.06 ; RECT 0 3.06 4.06 4.06 ; LAYER metal3 : RECT 0 0 4.06 1.0 ; RECT 0 1.0 1.0 3.06 ; RECT 3.06 1.0 4.06 4.06 ; RECT 0 3.06 4.06 4.06 ; LAYER metal4 : RECT 0 0 4.06 1.0 ; RECT 0 1.0 1.0 3.06 ; RECT 3.06 1.0 4.06 4.06 ; RECT 0 3.06 4.06 4.06 ; LAYER metal5 ; RECT 0 0 4.06 1.0 ; RECT 0 1.0 1.0 3.06 ; RECT 3.06 1.0 4.06 4.06 ; RECT 0 3.06 4.06 4.06 ; LAYER metal6 ; RECT 0 0 4.06 1.0 ; RECT 0 1.0 1.0 3.06 ; RECT 3.06 1.0 4.06 4.06 ; RECT 0 3.06 4.06 4.06 ;

#### Add codes in red rectangle



#### **Before**

#### After





#### Before

#### After





### <== Back to Contents

## 4. Synthesis



- In this tutorial, the synthesis step is performed using a .tcl script with a minimal use of Synopsys Design Compiler Graphic User Interface (GUI).
- To understand in details the different synthesis operations using GUI, please refer to the previously made technical report [Ref.1].



## **Step1: Environment**

<u>File Edit View Search Terminal H</u> elp [zxp035@zxp007 Syn]\$ pwd /home/zxp035/3D_TSV/Syn [zxp035@zxp007 Syn]\$ ]	Σ		zxp(	035@zxp007:Syn	-	×
[zxp035@zxp007 Syn]\$ pwd /home/zxp035/3D_TSV/Syn [zxp035@zxp007 Syn]\$ ]	<u>F</u> ile <u>E</u> dit <u>V</u> ie	w <u>S</u> earch	<u>T</u> erminal	<u>H</u> elp		
	[zxp035@zxp007 /home/zxp035/3 [zxp035@zxp007	Syn]\$ pwd D_TSV/Syn Syn]\$ []				<



## Step2: syn\_LAFT.tcl

				zxp03	35@zxp007:PandR	. 🗆	x
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> earch	<u>T</u> erminal	<u>H</u> elp		
[zxp(	935@zx	p007 Sy	n]\$ ema	cs scripts	/syn_LAFT.tcl &		^
-							



## Step2: syn\_LAFT.tcl

```
#
# Your design
set base name "router LAFT TSV"
set clock name "clk"
set clock period 10.0
# Libraries
set target library "/home/zxp035/lib/typical.db"
set synthetic library "dw foundation.sldb"
set link library [concat "*" $target library $synthetic library]
set symbol library "generic.sdb"
define design lib WORK -path ./WORK
# Read RTL file(s)
analyze -format verilog {./SRC/router LAFT TSV.v ./SRC/crossbar.v ./SRC/defines.v ./SRC/f
ifo.v ./SRC/input port.v ./SRC/matrix arb formultistage.v ./SRC/mux_out.v ./SRC/route.v .
/SRC/non minimal.v ./SRC/request cntrl.v ./SRC/stop go.v ./SRC/sw alloc.v ./SRC/TSV.v}
elaborate $base name
current design $base name
link
uniquify
# Timing
create clock -name $clock name -period $clock period [find port $clock name]
set clock uncertainty 0.02 [get clocks $clock name]
set input delay 0.1 -clock clk [remove from collection [all inputs] {clk reset}]
set output delay 0.1 -clock clk [all outputs]
```


# Step2: syn\_LAFT.tcl

#### # Set wire load model

```
set_wire_load_model -name 5K_hvratio_1_1 -library NangateOpenCellLibrary
```

```
# Design synthesis
```

```
compile -map_effort high
compile -incremental_mapping -map_effort high
```

```
# Design report
```

```
"
"
report_qor > ./reports/Summary_report_${base_name}.txt
report_area -hierarchy > ./reports/report_area_${base_name}.txt
report_timing > ./reports/report_timing_${base_name}.txt
"
```

```
# Output
```

```
write -format verilog -hierarchy -output ./output_files/${base_name}.vnet
write_sdc ./output_files/${base_name}.sdc
write file -format ddc -hierarchy -output ./DB/${base name}.ddc
```

```
# quit
```



# Step2: Run syn\_LAFT.tcl

				zxp(	035@zxp007:Syn	. 🗆	×
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> earch	<u>T</u> erminal	<u>H</u> elp		
[zxp0	35@zx	p007 S	yn]\$ dc_s	hell-xg-t	-f scripts/syn_LAFT.tcl		^



#### Step2: Run script

Σ zxp035@zxp007:Syn \_ 🗆 🗙 File Edit View Search Terminal Help 0:00:02 17494.8 0.00 0.0 0.0 ~ 0:00:02 17494.8 0.00 0.0 0.0 Loading db file '/home/zxp035/lib/typical.db' Optimization Complete Warning: Design 'router LAFT TSV' contains 1 high-fanout nets. A fanout number of 100 0 will be used for delay calculations involving these nets. (TIM-134) Net 'sw\_allc/ol[2].spg/clk': 1547 load(s), 1 driver(s) 1 # # Design report report qor > ./reports/Summary report \${base name}.txt report area -hierarchy > ./reports/report area \${base name}.txt report timing > ./reports/report timing \${base name}.txt # # Output write -format verilog -hierarchy -output ./output files/\${base name}.vet Writing verilog file '/home/zxp035/3D TSV/Syn/output files/router LAFT<sup>%</sup>TSV.vnet'. Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4) 1 write sdc ./output files/\${base name}.sdc 1 write\_file -format ddc -hierarchy -output ./DB/\${base name}.ddc Writing ddc file './DB/router LAFT TSV.ddc'. 1 # quit Information: Defining new variable 'base name'. (CMD-041) Information: Defining new variable 'clock name'. (CMD-041) Information: Defining new variable 'clock period'. (CMD-041) dc shell>

If red rectangles are all "1", the script execution is succeeded <sup>75</sup>



### Step3: Run GUI

Σ zxp035@zxp007:Syn \_ O X File Edit View Search Terminal Help 0:00:02 17494.8 0.00 0.0 0.0 0:00:02 17494.8 0.00 0.0 0.0 Loading db file '/home/zxp035/lib/typical.db' Optimization Complete Warning: Design 'router LAFT TSV' contains 1 high-fanout nets. A fanout number of 100 0 will be used for delay calculations involving these nets. (TIM-134) Net 'sw\_allc/ol[2].spg/clk': 1547 load(s), 1 driver(s) 1 # # Design report # report qor > ./reports/Summary report \${base name}.txt report area -hierarchy > ./reports/report area \${base name}.txt report timing > ./reports/report timing \${base name}.txt # # Output write -format verilog -hierarchy -output ./output files/\${base name}.vet Writing verilog file '/home/zxp035/3D TSV/Syn/output files/router LAFT<sup>%</sup>TSV.vnet'. Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4) 1 write sdc ./output files/\${base name}.sdc 1 write file -format ddc -hierarchy -output ./DB/\${base name}.ddc Writing ddc file './DB/router LAFT TSV.ddc'. 1 # quit Information: Defining new variable 'base name'. (CMD-041) Information: Defining new variable 'clock name'. (CMD-041) Information: Defining new variable 'clock period'. (CMD-041) dc shell> start qui



#### Step3: Run GUI

2						Design Vision - TopLevel, 1 (router LAFT TSV) (on zyp0)	07.u-aizu.ac.ip)	
File	Edit View	Select Highlight List Hi	rarchy Design	Attributes	Schematic Timing	Test Power Window Help		
🚅			* + 🕞 🛙	- 		router_LAFT_TSV	▼ ( ( ) ( ) ( )	
	Hier.1		السکا 🗠					
ß	Logical H	Cells (Hierarchical)						
	⊡-⊅=	Cell Name Ref Nam	e Cell Pati					
e	∳-⊅i.	Dip0 input_po	t_NO ip0					
⊖	⊡-:Di.	:Dip1 input_po	t_NO ip1					
e,	⊕-⊅i.	:D-ip2 input_po	t_NO ip2	4				
200	 	:D-ip3 input_po	t_NO ip3	N				
		Dip4 input_po	t_NO ip4					
	m-Di	Dip5 input_po	t_NO 1p5					
	-Dt	Dtsv input u TSV 163	tsv inpu	tup0 i				
	⊡t	Dtsv input d TSV 162	tsv inpu	t dowι				
	⊡Dt	Dtsv_output TSV_161	tsv_outp	out_up0 ι				
	⊡Dt	Dtsv_output TSV_160	tsv_outp	out_do ι				
	Dt	Dtsv_input_u TSV_159	tsv_inpu	t_up1 ι				
	-Dt	Dtsv_input_d TSV_158	tsv_inpu	t_dow เ				
	-D1	Dtsv_output TSV_157	tsv_outp	out_up1 t				
	-Dt	Disv_oulpul TSV_156	tsv_outp	tup2 i				
	−:Dt	Dtsv input d TSV 154	tsv_inpu	t dow i				
	⊡Dt	Dtsv_output TSV_153	tsv_outp	ut_up2 ι				
	⊡t	Dtsv_output TSV_152	tsv_outp	out_do ι				
	⊡Dt	Dtsv_input_u TSV_151	tsv_inpu	t_up3 ι				
	-Dt	Dtsv_input_d TSV_150	tsv_inpu	t_dowι				
	-Dt	Dtsv_output TSV_149	tsv_outp	out_up3 i				
	Dt	Ditsv_output ISV_148	tsv_outp	tup4				
	-Dt	Dtsv input d., TSV 146	tsv_inpu	tdow i				
	⊡t	Dtsv output TSV 145	tsv outp	out up4 ι				
	⊡t	Dtsv_output TSV_144	tsv_outp	out_do ι				
	⊡Ðt	Dtsv_input_u TSV_143	tsv_inpu	t_up5 ι				
	Dt	Dtsv_input_d TSV_142	tsv_inpu	t_dowι				
	-Dt	D-tsv_output TSV_141	tsv_outp	out_up5 (▼				
	r Di							
	Informa	tion: Defining new vari	able 'base_nam	e'. <u>(CMD-041</u>	2			
	Informa Informa	tion: Defining new vari tion: Defining new vari	able 'clock_na able 'clock pe	me'. <u>(CMD-04</u> riod'. (CMD-	<u>1)</u> 041)			
	dc_shel	1> start_gui	_	-				
	Current	design is 'router_LAFT design is 'router LAFT	TSV'.					
	dc_shel	1>						-
	I							
	Log Hi	story						Options: 💌
	dc_shell>							
Read	/	_						
					emacs	zxpoor.u-aizu.ac.jp (on zxpoor.u-aizu.ac.jp)		
								77
								//



#### Step3: Run GUI

<u>8</u>				Design Vision - TopLevel.1 (router_LAFT	TSV) (on zxp007.u-aizu.ac.jp)	_ = ×
<u>F</u> ile	<u>E</u> dit <u>V</u> iew	<u>S</u> elect <u>H</u> ighlight List <u>H</u> ierarch	iy <u>D</u> esign <u>A</u> ttributes	S <u>c</u> hematic <u>T</u> iming <u>T</u> est <u>P</u> ower <u>W</u> indow Help		
]	F 🔲 🍪 📑	] 🖸 Q 🔇 🔍 🔍 🎇 ] 놀 1	2 🖸 🖬 🖬 👪	🗍 🔜 🔜 🔚 in outer_LAFT_TSV		) B
	₽ <mark>e</mark> Hier.1		-DX	Schematic.1		
14	Logical H 🔺	Cells (Hierarchical)	•			
	≟-:D=	Cell Name Ref Name	Cell Path 🔺			
e l	⊕-Ði.	:Dip0 input_port_NO.	ip0 t			
	i‡•⊐Di.	:D-ip1 input_port_NO.	ip1 เ			
	i‡•⊅i.	:D-ip2 input_port_NO.	ip2 เ			
49	∎ Đi_	. D-ip3 input_port_NO.	ip3 เ			
	i ⊕ Đi.	:D-ip4 input_port_NO.	ip4 🛛 🗖			
	. ⊕-:Di.	:D-ip5 input_port_NO.	ip5 เ			
	<b>₽</b> ₽.	:D-ip6 input_port_NO.	ip6 เ			
		Dtsv_input_u TSV_163	tsv_input_up0 ι			
		Dtsv_input_d TSV_162	tsv_input_dow i			
		Dtsv_output TSV_161	tsv_output_up0 i			
		Dtsv_output ISV_160	tsv_output_do i			
		Ditsv_input_u ISV_159	tsv_input_up1 (			
		Ditsv_input_d ISV_158	tsv_input_dow i			
		Disv_output TSV_157	tsv_output_up1 t			
		Dtsy input u TSV 155	tsv_buput_up2			
		Dtsy input d TSV 154	tsv_input_upz t			
	-Dt	Dtsv output TSV 153	tsv_input_up2_i			
	Dt.	Dtsv output TSV 152	tsv_output_dp t			
	Dt	Dtsv input u TSV 151	tsv input up3			
	Dt	Dtsv input d., TSV 150	tsv input dow			
	Dt	Dtsv output TSV 149	tsv output up3 i			
	Dt	Dtsv output TSV 148	tsv output do i			
	-:Dt	Dtsv input u TSV 147	tsv input up4 (			
	⊐Dt	Dtsv input d TSV 146	tsv input dow ı			
	−:Dt	Dtsv_output TSV_145	tsv_output_up4 ι			
	−:Dt	Dtsv_output TSV_144	tsv_output_do ι			
	−:Dt	Dtsv_input_u TSV_143	tsv_input_up5 ι			
	−Ðt	IDtsv input d TSV 142	tsv input dow			
	│ └───ा-┸					
	<u>D</u>	Hi	er.1	Sch	ematic.1	
	- II Informa	tion: Defining new variable	'clock_name'. (CMD-0	41)		
	Informa	tion: Defining new variable	'clock_period'. <u>(CML</u>	-041)		
	Current	design is 'router LAFT TSV'				
	Current	design is 'router_LAFT_TSV'				
	dc_shel	1>				
	Loading	db file '/opt/vdec/Synopsys	/syn_vB-2008.09/libr	aries/syn/generic.sdb'		
		iston				
						Options:
	dc_shell>					
Click	objects or dr	rag a box to select (Hold Ctrl to a	add, Shift to remove)		TSV_Syn	



#### <== Back to Contents

#### 4. Place & Route



- In this tutorial, the Place and Route step is performed using both commands and GUI.
- How to execute the commands using GUI, is explained in details in the previously made technical report [Ref.1].



### **Step1: Environment**

		zxp03	35@zxp007:PandR _	×
<u>F</u> ile <u>E</u> dit <u>V</u> ie	w <u>S</u> earch	<u>T</u> erminal	<u>H</u> elp	
[zxp035@zxp007 /home/zxp035/3 [zxp035@zxp007 macro script [zxp035@zxp007	7 PandR]\$ pw 8D_TSV/PandR 7 PandR]\$ ls vnet 7 PandR]\$ [	rd t		<



#### Step1: Environment a- Copy the files

Σ		zxp035@zxp0	07:PandR	_ 🗆 X
<u>F</u> ile <u>E</u> di	t <u>V</u> iew <u>S</u> earch	<u>T</u> erminal <u>H</u> elp		
[zxp035@z	xp007 PandR]\$ cp	/LEF_File/TSV.	lef macro/	^



#### Step1: Environment a- Copy the files

				zxp03	35@zx	p007:PandR	-	• ×
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> earch	<u>T</u> erminal	<u>H</u> elp			
[zxp0	935@zx	p007 Pa	andR]\$ cp	/Syn/o	utput_	files/router_LAFT_TSV.vnet vnet/		
						Δ.		



#### Step1: Environment b- Modify the .vnet file

Σ				zxp03	35@zxp007:PandR _	×
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> earch	<u>T</u> erminal	<u>H</u> elp	
[zxp@	)35@zxj	0007 Pa	andR]\$ en	nacs vnet/	router_LAFT_TSV.vnet &	^



#### Step1: Environment b- Modify the vnet file

```
MUX2 X1 U398 ( .A(\fifo[0][3] ), .B(\fifo[1][3] ), .S(n711), .Z(n458) );
  MUX2_X1_U399 ( .A(n458), .B(n457), .S(N15), .Z(second_item_nextport[2]) );
endmodule
П
module TSV 162 ( data in, data out );
  input data in;
  output data out;
  wire data in;
  assign data out = data in;
endmodule
module TSV 161 ( data in, data out );
  input data in;
module TSV 1 ( data in, data out );
  input data in;
  output data out;
 wire data in;
  assign data out = data in;
endmodule
module TSV 0 ( data in, data out );
  input data in;
  output data out;
 wire data in;
  assign data out = data in;
endmodule
module non minimal NOUT7 FAULTY6 5 ( xdest, ydest, zdest, xaddr, yaddr, zaddr,
```

#### Delete codes in a red part



Before

After

#### Step1: Environment b- Modify the vnet file

```
stop_go_0 \ol[6].spg ( .clk(clk), .reset(n2), .data_sent(data_sent[6]),
        .stop in(stop in[6]), .blocked(blocked[6]) );
endmodule
П
                 data in, data out );
module TSV 163
  input data in;
  output data out;
  wire data in;
  assign data out = data in;
endmodule
module input port NOUT7 FAULTY6 FIF0 DEPTH4 FIF0 LOG2D2 FIF0 FULL LVL2 0 ( clk,
  stop go 0 \ol[6].spg ( .clk(clk), .reset(n2), .data sent(data sent[6]),
        .stop in(stop in[6]), .blocked(blocked[6]) );
endmodule
Ш
module TSV ( data in, data out );
  input data in;
  output data out;
  wire data in;
  assign data out = data in;
endmodule
module input port NOUT7 FAULTY6 FIF0 DEPTH4 FIF0 LOG2D2 FIF0 FULL LVL2 0 ( clk,
```

#### Change from TSV\_163 to TSV



#### Step1: Environment b- Modify the vnet file

#### Before

#### After





# **Step2: Run SoC Encounter**

Σ				zxp03	35@zxp007:PandR	-	×
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>S</u> earch	<u>T</u> erminal	<u>H</u> elp		
[zxp03	5@zxp	0007 Pa	andR]\$ ve	elocity []			



# Step2: Run SoC Encounter



Welcome screen of SoC Encounter. The CUI is on the left side and the GUI is in the right side.



# **Step3: Import Design**

Image: contrast of the set of the s	
<pre>* of Cadence Design Systems, Inc. and is protected by copyright *     taw and international treaties. Any reproduction, use, *     distribution or disclosure of this program or any portion of it,*     or any attempt to obtain a human-readable version of this</pre>	<pre>#[] # Step 1: Setup (File&gt; Import Design) # setUIVar rda_Input ui_netList vnet/router_LAFT_TSV.vnet setUIVar rda_Input ui_timingcon_file/Syn/output_files/router_LAFT_TSV.sdc setUIVar rda_Input ui_opcell router_LAFT_TSV setUIVar rda_Input ui_leffile {macro/TSV.lef /home/zxp035/lib/NangateOpenCelLLibrary.le f} setUIVar rda_Input ui_timelib {/home/zxp035/lib/typical.lib macro/TSV.lib} setUIVar rda_Input ui_gndnet VDD setUIVar rda_Input ui_gndnet VSS setUIVar rda_Input ui_cts_cell_list {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3} commitConfig</pre>

Execute the commands on the right hand in the CUI line by line to **import** the previously synthesized design



# **Step3: Import Design**

Encounter(R) RTL-to-GDSII System 10.1 - /home/zxp035/3D TSV/PandR - router LAFT TSV (or	n zxp007.u-aizu.ac.j 💷 🗆 🗙
Elle Edit View Partition Roorplan Power Place Optimize Clock Route Iming Verify Options Tools Rows Help	cādence
	 A (iii)
	Lauer Central 🖉 🖉
	All Colors
	Physical Layers
	Physical Layers
	Instance
	Std. Cell 🛛 🗹 🗹
	Physical Cell 🔤 🗹 🗹
	Cover Cell 🔤 🗹 🗹
	Block 📃 🗹 🗹
	P/G
	Routing Blkg
	Instance Pin
	Cell Layout
	Standard Row
	Metal Fill 🛛 🗹 🗹
	Violation 📃 🗹 🗹
	Net 📃 🗹
	Special Net 🗹
	Bus Guide
	Wire/Via Layers 💆 💆
	poly(M0)
	contact(VUI)
	via1(V12)
	metal2(M2)
	via2(V23)
	metal3(M3) 🛛 🗹 🗹
	via3(V34) 🔛 🗹 🗹
	metal4(M4)
	World View
Click to select single object. Shift+Click to de/select multiple objects.	069, 27.805) In Memory

The initial chip layout **after importing** the design

# Step4: SoC Floorplan and macro

zxp035@zxp007:PandR \_ 🗆 X File Edit View Search Terminal Help Total number of power gating cells: 0 Total number of isolation cells: 0 Total number of power switch cells: 0 Total number of pulse generator cells: 0 Total number of always on buffers: 0 Total number of retention cells: 0 List of usable buffers: BUF X1 BUF X2 BUF X4 BUF X8 BUF X16 BUF X32 CLKBUF X1 CLKBUF X2 CLKBUF X3 Total number of usable buffers: 9 List of unusable buffers: Total number of unusable buffers: 0 List of usable inverters: INV X1 INV X2 INV X4 INV X8 INV X16 INV X32 Total number of usable inverters: 6 List of unusable inverters: Total number of unusable inverters: 0 List of identified usable delay cells: Total number of identified usable delay cells: 0 List of identified unusable delay cells: Total number of identified unusable delay cells: 0 No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations. \*info: set bottom ioPad orient R0 \*\*WARN: (ENCRM-128): Total 1 bad sites (size is not multiple of H/V pitch). Horizontal Layer M1 offset = 190 (guessed) Vertical Laver M2 offset = 190 (derived) Suggestion: specify LAYER OFFSET in LEF file Reason: hard to extract LAYER OFFSET from standard cells Set Using Default Delay Limit as 1000. Set Default Net Delay as 1000 ps. Set Default Net Load as 0.5 pF. Set Input Pin Transition Delay as 0.1 ps. PreRoute Cap Scale Factor : 1.00 PreRoute Res Scale Factor : 1.00 PostRoute Cap Scale Factor : 1.00 PostRoute Res Scale Factor : 1.00 PostRoute XCap Scale Factor : 1.00 PreRoute Clock Cap Scale Factor : 1.00 [Derived from postRoute cap (effortLevel l PreRoute Clock Res Scale Factor : 1.00 [Derived from postRoute res (effortLevel low) PostRoute Clock Cap Scale Factor : 1.00 [Derived from postRoute cap (eff tLevel low) PostRoute Clock Res Scale Factor : 1.00 [Derived from postRoute reg (effortLevel low) \*\*ERROR: (ENCTS-17): Inconsistent capacitive load unit across different timing lib raries, unit of 1pf will be used. Use setLibraryUnit command to set consistent capaci tive load unit for the design. \*\*WARN: (ENCCK-7003): Command "addCTSCellList" is solete. Use "specifyClockTree" update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolet e command still works in this release, but to applied this warning and to ensure compat-ibility with future releases, remove "addCTScellList" from your script. Set CTS cells: CLKBUF X1 CLKBUF X2 CLKBUF \*\*ERROR: (ENCTS-17): Inconsistent caracitive load unit across different timing lib raries, unit of 1pf will be used. Use setLibraryUnit command to set consistent capaci tive load unit for the design. velocity 10> velocity 10>

floorPlan -s 300 300 15 15 15 15 #set halo# addHaloToBlock 0.5 0.5 0.5 0.5 -allBlock

createRouteBlk -box 0 0 380 65 -layer 11 createRouteBlk -box 0 65 65 265 -layer 11 createRouteBlk -box 265 65 380 265 -layer 11 createRouteBlk -box 0 265 380 380 -layer 11

#### #place macro

placeInstance tsv\_input\_up0 75 75 R0 placeInstance tsv\_input\_up1 75 90 R0

placeInstance tsv\_faulty\_output\_down4 255 120 R0
placeInstance tsv\_faulty\_input\_up5 255 135 R0
placeInstance tsv\_faulty\_input\_down5 255 150 R0
placeInstance tsv\_faulty\_output\_up5 255 165 R0
placeInstance tsv\_faulty\_output\_down5 255 180 R0

createObstruct 65 65 265 265

Execute the commands on the right hand in the CUI line by line to set floorplan and macro locations

Step4: SoC Floorplan and macro



Chip layout after Floorplan and macro placement



### **Step5: Power ring**

zxp035@zxp007:PandR \_ 🗆 X File Edit View Search Terminal Help X2 CLKBUF X3 Total number of usable buffers: 9 List of unusable buffers: Total number of unusable buffers: 0 List of usable inverters: INV X1 INV X2 INV X4 INV X8 INV X16 INV X32 Total number of usable inverters: 6 List of unusable inverters: Total number of unusable inverters: 0 List of identified usable delay cells: Total number of identified usable delay cells: 0 List of identified unusable delay cells: Total number of identified unusable delay cells: 0 No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations. \*info: set bottom ioPad orient R0 \*\*WARN: (ENCRM-128): Total 1 bad sites (size is not multiple of H/V pitch). Horizontal Layer M1 offset = 190 (quessed) Vertical Layer M2 offset = 190 (derived) Suggestion: specify LAYER OFFSET in LEF file Reason: hard to extract LAYER OFFSET from standard cells # Step 3: Power ring (Power --> Power Planning --> Add Ring) Set Using Default Delay Limit as 1000. Set Default Net Delay as 1000 ps. Set Default Net Load as 0.5 pF. createPGPin VDD -net VDD Set Input Pin Transition Delay as 0.1 ps. PreRoute Cap Scale Factor : 1.00 createPGPin VSS -net VSS PreRoute Res Scale Factor : 1.00 PostRoute Cap Scale Factor : 1.00 PostRoute Res Scale Factor : 1.00 addRing -nets {VSS VDD} -type core rings \ PostRoute XCap Scale Factor : 1.00 -spacing top 2 -spacing bottom 2 -spacing right 2 -spacing left 2 PreRoute Clock Cap Scale Factor : 1.00 [Derived from postRoute\_cap (effortLevel low) -width top 1 -width bottom 1 -width right 1 -width left 1 \ -around core -jog distance 0.095 -threshold 0.095 PreRoute Clock Res Scale Factor : 1.00 [Derived from postRoute res (effortLevel low) -layer\_top metal10 -layer\_bottom metal10 -layer\_right metal9 \ PostRoute Clock Cap Scale Factor : 1.00 [Derived from postRoute cap (effortLevel low) -laver left metal9 \ PostRoute Clock Res Scale Factor : 1.00 [Derived from postRoute res (effortLevel -stacked via top layer metal10 -stacked via bottom layer metal1 \*\*ERROR: (ENCTS-17): Inconsistent capacitive load unit across different iming lib raries, unit of 1pf will be used. Use setLibraryUnit command to set consistent capaci tive load unit for the design. \*\*WARN: (ENCCK-7003): Command "addCTSCellList" is obsolete. Use specifyClockTree update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an advernative. The obsolet e command still works in this release, but to avoid this worning and to ensure compat ibility with future releases, remove "addCTSCellList" for your script. Set CTS cells: CLKBUF\_X1 CLKBUF\_X2 CLKBUF\_X3 \*\*ERROR: (ENCTS-17): Inconsistent capacitive load unit across different timing lib raries, unit of 1pf will be used. Use setLibraryUnit command to set consistent capaci tive load unit for the design. Adjusting Core to Left to: 15.0100. Core to Bottom to: 15.0100. \*\*WARN: (ENCRM-128): Total 1 bad sites (size is not multiple of H/V pitch). Horizontal Layer M1 offset = 190 (guessed) Vertical Layer M2 offset = 195 (derived) Suggestion: specify LAYEB OFFSET in LEF file Reason: hard to extract LAYER OFFSET from standard cells \*\*WARN: (ENCFP-325) After proportional resize, all pre-routed wires will be remov ed. velocity 1>

Execute the commands on the right hand in the CUI line by line to **add the power ring** 

### **Step5: Power ring**



Chip layout after adding the power ring



## **Step6: Power Stripe**

<pre> Elle Edit View Search Terminal Help No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations. *info: set bottom ioPad orient R0 **WARN: (ENCRM-128): Total 1 bad sites (size is not multiple of H/V pitch). Horizontal Layer M1 offset = 190 (guessed) Vertical Layer M2 offset = 190 (derived) Suggestion: specify LAYER OFFSET in LEF file Reason: hard to extract LAYER OFFSET from standard cells Set Default Net Load as 0.5 pF. Set Input Pin Transition Delay as 0.1 ps. PreRoute Res Scale Factor : 1.00 PostRoute Res Scale Factor : 1.00 PostRoute Res Scale Factor : 1.00 PostRoute Res Scale Factor : 1.00 PreRoute Clock Cap Scale Factor : 1.00 PreRoute Clock Cap Scale Factor : 1.00 [Derived from postRoute_cap (effortLevel low) ] PreRoute Clock Cap Scale Factor : 1.00 [Derived from postRoute_cap (effortLevel low) ] PreRoute Clock Res Scale Factor : 1.00 [Derived from postRoute_cap (effortLevel low) ] PreRoute Clock Res Scale Factor : 1.00 [Derived from postRoute_res (effortLevel low) ] PreRoute Clock Res Scale Factor : 1.00 [Derived from postRoute_res (effortLevel low) ] PreRoute Clock Res Scale Factor : 1.00 [Derived from postRoute_res (effortLevel low) ] PostRoute Clock Res Scale Factor : 1.00 [Derived from postRoute_res (effortLevel low) ] PostRoute Clock Res Scale Factor : 1.00 [Derived from postRoute_res (effortLevel low) ] PostRoute Clock Res Scale Factor : 1.00 [Derived from postRoute_res (effortLevel low)] ] PostRoute Clock Res Scale Factor : 1.00 [Derived from postRoute_res (effortLevel low)] ] **ERROR: (ENCTS-17): Inconsistent capacitive load unit across different timing lib raries, unit of 1pf will be used. Use setLibraryUnit command to set consistent capaci tive load unit for the design. **WARN: (ENCCM-7003): Command "addCTSCellList" is obsolete. Use "specifyClocKTree - update [AutoCTSRootPin clkname Buffer bufferlist]* as an alternative. The obsolet e command still works in this release, but to avoid this warning and to ensure compat ibility with future releases,</pre>	<pre># # Step 4: Power stripe (Power&gt; Power Planning&gt; Add Striple) # addStripe -nets {VSS VDD} -layer metal8 -width 1 -spacing 6 \     -block_ring_top_layer_limit metal9 -block_ring_bottom_layer_limit metal7 \     -padcore_ring_top_layer_limit metal9 -padcore_ring_bottom_layer_limit metal7 \     -stacked_via_top_layer_metal10 -stacked_via_bottom_layer metal1 \     -set_t_stact_distance_15 -xleft_offset 6 -merge_stripes_value 0.095 \     -max_same_layer_jog_length 1.6 </pre>
<pre>Set CTS cells: CLKBUF X1 CLKBUF X2 CLKBUF X3 **ERROR: [ENCTS-17]: Inconsistent capacitive load unit across different timing lib raries, unit of lpf will be used. Use setLibraryUnit command to set consistent capaci tive load unit for the design. Adjusting Core to Left to: 15.0100. Core to Bottom to: 15.0100. **WARN: (ENCM-128): Total 1 bad sites (size is not multiple of H/V pitcb'. Horizontal Layer M1 offset = 190 (derived) Suggestion: specify LAYER OFFSET in LEF file Reason: hard to extract LAYER OFFSET from standard cells **WARN: (ENCFP-325): After proportional resize, all pre-enuted wires will be remov ed. velocity l&gt; createPGPin VDD -net VDD velocity l&gt; createPGPin VDS -net VSS velocity l&gt; createPGPin VSS -net VSS velocity l&gt; createPGPin USS -net VSS velocity l&gt; createPGPin USS -net VSS velocity commend to algo the set of the s</pre>	-max_same_Layer_jog_Length 1.6

Execute the commands on the right hand in the CUI line by line to **add power stripe** 

# **Step6: Power Stripe**



Chip layout after adding the power stripe



### **Step7: Power Routing**

Image: State Stat	
<pre>Set Cis Cells: (LRBUF_XI CLRBUF_XZ (LRBUF_XZ) *ERROR: (ENCTS-17): Inconsistent capacitive load unit across different timing lib raries, unit of lpf will be used. Use setLibraryUnit command to set consistent capaci tive load unit for the design. Adjusting Core to Left to: 15.0100. Core to Bottom to: 15.0100. **WARN: (ENCRM-128): Total 1 bad sites (size is not multiple of H/V pitch). Horizontal Layer M1 offset = 190 (guessed) Vertical Layer M2 offset = 190 (derived) Suggestion: specify LAYER OFFSET in LEF file Reason: hard to extract LAYER OFFSET from standard cells **WARN: (ENCFP-325): After proportional resize, all pre-routed wires will be remov ed. velocity 1&gt; createPGPin VDD -net VDD velocity 2&gt; createPGPin VSS -net VSS velocity 3&gt; addRing -nets {VSS VDB} - type core_rings \ + -spacing_top 2 -spacing_bottom 2 -spacing_right 2 -spacing_left 2 \ + -width_top 1 -width_bottom 1 -width_right 1 -width_left 1 \ + -around core -jog_distance 0.095 \ + -layer_top metall0 -layer_bottom metall0 -layer_right metal9 \ </pre>	<pre># # Step 5: Power route (Route&gt; Special Router) # sroute -nets {VSS VDD} -layerChangeRange {1 10} \     -connect { blockPin padPin padRing corePin floatingStripe } \     -blockPinTarget { nearestRingStripe nearestTarget } \     -padPinPortConnect { allPort oneGeom } \     -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 \     -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 \ </pre>
<pre>t -stacked_via_top_layer metall0 -stacked_via_bottom_layer metall The power planner created 8 wires. *** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem.e44.1M) *** velocity 4&gt; addStripe -nets {VSS VDD} -layer metal8 -width 1 :pacing 6 \</pre>	

Execute the commands on the right hand in the CUI line by line

#### to make special route

# **Step7: Power Routing**





Chip layout after making the special route



#### **Step8: Placement**

zxp035@zxp007:PandR _	
<u>File Edit View Search Terminal Help</u>	
File Edit View Search Terminal Help File Edit View Search Terminal Help **WARN: (ENCSR-468): No core cells defined in COMPONENTS section and/or No core cells defined in SPECIALNETS VSS **WARN: (ENCSR-468): No core cells defined in COMPONENTS section and/or No core cells defined in SPECIALNETS VSS CPU time for FollowPin 0 seconds **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing is larger than different net spacing! **WARN: LAYER vial, same net spacing	<pre># step 6: Placement (Place&gt; Standard Cell) # placeDesign -prePlaceOpt</pre>
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 493.00 megs.	
Begin updating DB with routing results Updating DB with 65 via definitionExtracting standard cell pipe and blockage  Pin and blockage extraction finished	
sroute post-processing starts at Wed May 27 13:06:03 2015 The viaGen is rebuilding shadow vias for net WES. sroute post-processing ends at Wed May 27 10:06:53 2015	
<pre>sroute post-processing starts at Wederbay 27 13:06:53 2015 The viaGen is rebuilding shadow was for net VDD. sroute post-processing ends pit Wed May 27 13:06:53 2015 sroute: Total CPU time uses = 0:0:0 sroute: Total Real time used = 0:0:0 sroute: Total Reaper used = 6.36 megs sroute: Total Pierre Memory used = 250.96 megs velocity 6&gt;</pre>	

Execute the commands on the right hand in the CUI line by line to **place the standard cells** 

#### **Step8: Placement**



Chip layout after placing the standard cells



# **Step9: Optimization**

	zxp035@zxp007:PandR	_ = ×	
<u>F</u> ile <u>E</u> dit <u>V</u> iew	<u>S</u> earch <u>T</u> erminal <u>H</u> elp		
-6: 0 -5: 0 -4: 0 -3: 3 -2: 8 -1: 27	0.00%         6         0.01%           0.00%         7         0.02%           0.00%         37         0.09%           0.01%         79         0.19%           0.02%         118         0.28%           0.06%         257         0.60%		
0: 127 1: 352 2: 227 3: 203 4: 391 5: 513 6: 722 7: 1177 8: 1773 9: 2023 10: 2335 11: 2682 12: 3445 13: 3337 14: 3854 15: 5529 1 16: 3324 17: 1307 18: 979 19: 1079 20: 7554 1	0.36%         486         1.14%           0.82%         897         2.10%           0.53%         554         1.33%           0.91%         954         2.24%           1.26%         970         2.28%           1.66%         1660         2.49%           2.75%         1136         2.66%           4.15%         1330         3.12%           4.73%         1562         3.66%           5.46%         1614         3.79%           6.27%         1861         4.37%           8.65%         3388         7.95%           7.86%         4518         10.60%           9.01%         1845         4.33%           2.46%         253         6.69%           7.7%         1198         2.81%           3.06%         483         1.13%           2.29%         597         1.40%           2.52%         643         1.51%           7.66%         13611         31.93%		#
*** Completed Pha	se 1 route (0:00:00.5 282.7M) ***		<pre># Step 7: Optimization (precis) (Optimize&gt; Optimize Design) # optDesign -preCTS</pre>
Total length: 2.5 M1(H) length: 5.5 M2(V) length: 8.5 M3(H) length: 8.9 M4(V) length: 3.4 M5(H) length: 1.7 M6(V) length: 1.9 M7(H) length: 1.1 M9(V) length: 2.0 M10(V) length: 1. M9(H) length: 3. *** Completed Pha *** Finished all Peak Memory Usage *** Finished tria	69e+05um, number of vias: 81568 95e+03um, number of vias: 39631 89e+04um, number of vias: 31681 04e+04um, number of vias: 1951 57e+04um, number of vias: 1951 17e+04um, number of vias: 1279 17e+04um, number of vias: 228 47e+02um, number of vias: 218 096e+03um, number of vias: 211 096e+03um, number of vias: 168 887e+02um se 2 route (0:00:00.4 282.7M) *** Phases (cpu=0:00:00.9 mem=282.7M) *** Was 286.7M		
End of congRepair *** Finishing pla ***** Total cpu ***** Total real **placeDesign velocity 7> veloc	(cpu=0:00:05.4, real 0:00:06.0) ceDesign default flow *** 0:0:24 time 0:0:24 cpu = 0: -24, real = 0: 0:24, mem = 282.7M ** ity 7> □	= 	

Execute the commands on the right hand in the CUI line by line to perform the **Pre-clock synthesis optimization** 

# **Step9: Optimization**



Chip layout after the **Pre-clock synthesis optimization** 



### Step10: Clock Tree

zxp035@zxp007:PandR	_ = ×	
<u>File Edit View Search Terminal H</u> elp		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	<u> </u>	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
14: 3854 9.01% 1845 4.33% 15: 5529 12.46% 2853 6.69% 16: 3324 7.77% 1198 2.81% 17: 1307 3.06% 483 1.13% 18: 979 2.29% 597 1.40% 19: 1079 2.52% 643 1.51% 20: 7554 17.66% 13611 31.93%		<pre># # # Step 8: Clock tree synthesis (CTS) (Clock&gt; Cynthesize Clock Tree) # addCTSCellList {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3} clockDesign -genSpecOnly Clock.ctstch clockDesign -specFile Clock ctstch -outDir clock report -fixedInstBeforeCTS</pre>
Total length: 2.569e+05um, number of vias: 81568 M1(H) length: 5.595e+03um, number of vias: 39631 M2(V) length: 8.589e+04um, number of vias: 3578 M4(V) length: 8.589e+04um, number of vias: 1951 M5(H) length: 3.414e+04um, number of vias: 1951 M5(H) length: 1.757e+04um, number of vias: 1279 M6(V) length: 1.917e+04um, number of vias: 426 M7(H) length: 6.145e+02um, number of vias: 385 M8(V) length: 3.170e+03um, number of vias: 218 M9(H) length: 2.047e+02um, number of vias: 211 M10(V) length: 1.096e+03um, number of vias: 168 M11(H) length: 3.87e+02um *** Completed Phase 2 route (0:00:00.4 282.7M) ***		
<pre>*** Finished all Phases (cpu=0:00:00.9 mem=282.7M) *** Peak Memory Usage was 286.7M *** Finished trialRoute (cpu=0:00:00.9 mem=202.7M) *** End of congRepair (cpu=0:00:05.4, real_05:00:06.0) *** Finishing placeDesign default frow *** ***** Total cpu 0:0:24 ****** Total cpu 0:0:24 ****** Total cpu 0:0:24 ***placeDesign cpu = 0:224, real = 0: 0:24, mem = 282. velocity 7&gt; velocity 7&gt; []</pre>	₹ 7M **	

Execute the commands on the right hand in the CUI line by line to synthesize clock tree

# Step10: Clock Tree



Chip layout after synthesizing the clock tree



# **Step11: Optimization**

Ele Edit View Centre Tran	xposs@zxpoo7:PandR							
File Edit View Search lerm	inal Help	200 (pc)	2					
Max. Rise Sink Tran. Max. Rise Sink Tran. Min. Rise Buffer Tran. Min. Fall Buffer Tran. Min. Rise Sink Tran.	: 101.8(ps) : 101.1(ps) : 8.5(ps) : 7.9(ps) : 68(ps)	200(ps) 200(ps) 200(ps) θ(ps) θ(ps) θ(ps)						
Min. Fall Sink Tran.	: 67.3(ps)	0(ps)						
Clock Analysis (CPU Time 0:00:	00.0)							
*** None of the buffer chains	at roots are modified by	the fine-tune process.						
# Mode : Setup Ubary Name : Nangat Operating Condition : typica Process : 1 Voltage : 1.1 Temperature : 25 #	eOpenCellLibrary l							
********* Clock clk Post-CTS Nr. of Subtrees Nr. of Sinks Nr. of Buffer Nr. of Level (including gates) Root Rise Input Tran Root Fall Input Tran Max trig. edge delay at sink(F Min trin edge delay at sink(F	<pre>Timing Analysis ******** : 1 : 1547 : 47 : 3 : 0.1(ps) : 0.1(ps) ): ip/ff/fifo_reg[0][16 ): ip/ff/fifo_reg[3][23</pre>	** ]/CK 248.2(ps) ]/CK 278.2(ns)		¥ ¥ Step 9: ( ptDesign - pptDesign -	<pre>ptimization (p postCTS postCTS -hold</pre>	oostCTS)	(Optimize	> Optimize Design)
·····, ····, ····, ····,					'			
Rise Phase Delay Fall Phase Delay Trig. Edge Skew Rise Skew Fall Skew	(Actual) : 228.2~248.2(ps) : 247.7~268.1(ps) : 20(ps) : 20(ps) : 20.4(ps)	(Required) 0-10(ps) 0-10(ps) 20(ps)						
Max. Rise Bufter Tran. Max. Fall Buffer Tran. Max. Rise Sink Tran. Max. Fall Sink Tran. Min. Rise Buffer Tran. Min. Rise Sink Tran.	: 68.8(ps) : 68.2(ps) : 101.8(ps) : 101.1(ps) : 8.5(ps) : 7.9(ps) : 68(ps)	200(ps) 200(ps) 200(ps) 0(ps) 0(ps) 0(ps) 0(ps)						
Min. Fall Sink Tran.	: 67.3(ps)	0(ps)						
Generating Clock Analysis Repo Clock Analysis (CPU Time 0:00	ort_pouter_LAFT_TSV.ctsrp 00.0)	t	Ξ					
*** End ckEC0 (cpu=0:00:04.3, **clockDesign pu = 0:04:2 velocity 11>	real=0:00:05.0, mem=355. 7, real = 0:04:27, mem =	0M) *** 355.0M **						

Execute the commands on the right hand in the CUI line by line to perform the **Post-clock synthesis optimization** 



### **Step11: Optimization**



Chip layout after **Post-clock synthesis optimization** 



### Step12: Nano Route

zxp035@zxp007:PandR _ 🗆	×
File Edit View Search Terminal Help	
File         Edit         View         Search         Terminal         Help           #Total wire length on LAYER metal3 = 68995 um.         #Total wire length on LAYER metal4 = 40233 um.         #Total wire length on LAYER metal5 = 29043 um.           #Total wire length on LAYER metal6 = 19591 um.         #Total wire length on LAYER metal7 = 1164 um.           #Total wire length on LAYER metal9 = 4712 um.         #Total wire length on LAYER metal9 = 2420 um.           #Total wire length on LAYER metal9 = 2420 um.         #Total wire length on LAYER metal9 = 3433 um.           #Total wire length on LAYER metal9 = 3433 um.         #Total wire length on LAYER metal9 = 3433 um.           #Total wire length on LAYER metal9 = 3433 um.         #Total wire length on LAYER metal9 = 3433 um.           #Total wire length on LAYER metal9 = 406 um.         #Total wire length on LAYER metal9 = 400 um.           #Total wire length on LAYER TM = 1101 um.         #Total umber of viss = 108165           #Up-Via Summary (total 108165):         #           #         #           #         40656           # Metal 1         45550           # Metal 2         40656           # Metal 4         5329           # Metal 5         2220           # Metal 6         561	
<pre># Metal 7 401 # Metal 8 228 # Metal 9 188 # Metal 10 168 #</pre>	<pre># # Step 10: Detailed route (Route&gt; Nano Route&gt; Route) # setNanoRouteMode -quiet -routeWithTimingDriven true setNanoRouteMode -quiet -routeTopRoutingLayer default setNanoRouteMode -quiet -routeBottomRoutingLayer default setNanoRouteMode -quiet -drouteEndIteration default setNanoRouteMode -quiet -routeWithTimingDriven true routeDesign -globalDetail</pre>
#Cpu time = 00:00:26         #Increased memory = 0.00 (Mb)         #Total memory = 363.00 (Mb)         ##eak memory = 363.00 (Mb)         ##globalDetailRoute statistics:         #globalDetailRoute statistics:         #globalDetailRoute statistics:         #fclay time = 00:00:34         #Elapsed time = 00:00:34         #Increased memory = 363.00 (Mb)         #Peak memory = 363.00 (Mb)         #Peak memory = 363.00 (Mb)         #Total number of warnings = 10         #Total number of warnings = 79         #Number of fails = 0         #Total number of fails 0         #Complete globalDetaitRoute on Wed May 27 13:30:33 2015         #         velocity 19>	

Execute the commands on the right hand in the CUI line by line

#### to add Nano route


### Step12: Nano Route



#### Chip layout after Nano-route



# **Step13: Optimization**

TYP025@TYP007:PopdP		1
File Edit View Search Terminal Help	^	
#Total wire length on LAYER metal3 = 68995 um		
#Total wire length on LAYER metal4 = 40233 um.		
#Total wire length on LAYER metal5 = 29043 um.		
#Total wire length on LAYER metal6 = 19591 um.		
#Total wire length on LAYER metal/ = 1164 UM. #Total wire length on LAYER metal8 = 4712 um		
#Total wire length on LAYER metal9 = 2420 um.		
<pre>#Total wire length on LAYER metal10 = 3433 um.</pre>		
<pre>#Total wire length on LAYER TM = 1101 um. #Total number of view = 100165</pre>		
#Up-Via Summary (total 108165):		
#		
#		
# Metal 1 45550 # Metal 2 40656		
# Metal 3 12864		
# Metal 4 5329		
# Metal 5 2220		
# Metal 7 401		
# Metal 8 228		
# Metal 9 188		
#		
# 108165		
# #Total number of DPC violations - 0		#
#Total number of violations on LAYER metal1 = 0		# Step 11: Optimization (postRoute) (Optimize> Optimize Design)
<pre>#Total number of violations on LAYER metal2 = 0</pre>		#
#Total number of violations on LAYER metal3 = 0		antDesign pestPoute
#Total number of violations on LAYER metal5 = 0		opubesign -positionite
<pre>#Total number of violations on LAYER metal6 = 0</pre>		optDesign -postRoute -hold
#Total number of violations on LAYER metal7 = 0		
#Total number of violations on LAYER metal8 = 0 #Total number of violations on LAYER metal9 = 0		
#Total number of violations on LAYER metal10 = 0		
<pre>#Total number of violations on LAYER TM = 0</pre>		
#detailRoute Statistics:		
#Elapsed time = 00:00:26		
#Increased memory = 0.00 (Mb)		
#Total memory = 363.00 (Mb)		
#		
#globalDetailRoute statistics:		
#Cpu time = 00:00:34		
#Ecapsed time = $00:00:54$ #Increased memory = 1.00 (Mb)		
#Total memory = 363.00 (Mb)		
#Peak memory = 396.00 (Mb)	_	
#number of warnings = 10 #Total number of warnings = 7		
#Number of fails = 0	-	
#Total number of fails = 0		
#Complete globalD		
velocity 19> 🗌		

Execute the commands on the right hand in the CUI line by line to perform the **Post-route optimization** 



## **Step13: Optimization**



Chip layout after Post-route optimization



# **Step14: Adding Fillers**



Execute the commands on the right hand in the CUI line by line to **add fillers** 



## **Step14: Adding Fillers**



#### Chip layout after adding fillers



		zx	o035@zxp	007:Pand	IR			>
<u>F</u> ile <u>E</u> dit <u>V</u> iev	w <u>S</u> earc	h <u>T</u> ermin	al <u>H</u> elp					
WNS   TNS   Violating   All	5 (ns):  5 (ns):  Paths:  Paths:	7.827   0.000   0   1834	7.827 0.000 0 1547	8.797   0.000   0   1547	8.721   0.000   0   245	9.531 0.000 0 42	N/A   N/A   N/A   N/A	+
+   Hold mode	+- e	all	reg2reg	+   in2reg	+ reg2out	in2out	clkga	+ te
+   WNS   TNS   Violating   All	5 (ns):  5 (ns):  Paths:  Paths:	0.000 0.000 0 1834	0.064 0.000 0 1547	+   0.000   0.000   0   1547	0.439 0.000 0 245	0.198 0.000 0 42	N/A   N/A   N/A	
÷	····÷·			÷+	÷			+
   DRVs	 +   Nr	nets(term	Real ns)   Wors	 st Vio	Total Nr nets(te	.     erms)		
+ max_cap   max_tran   max_fanout		0 (0) 0 (0) 0 (0)	0   0	.000   .000   0	0 (0) 0 (0) 0 (0)			
+ Density: 37.754	4%			+		+		
*** Final Summa 0:00:14.0, MEM= **optDesign	ary (hold =426.3M . cpu = 0	ifix) CPU= ):00:14. r	=0:00:01.7	, REAL=0:0	00:02.0, T01	CPU=0:06	0:12.8, T	OTREAL=
*** Finished op velocity 26> ve CELL_X4 \	ptDesign elocity 2	*** 26> addFil	ler -pref:	ix FILLER	-cell FILL(	ELL_X1 F	ILLCELL	X2 FILL
+ FILLCELL_> *INFO: Adding f *INFO: Added	X8 FILLCE fillers t 951 fill	ELL_X16 FI to top-mod er insts	ILLCELL_X3 dule. (cell FILI	2 I CFLL X32	/ prefix Fi	ILER).		
*INFO: Added *INFO: Added *INFO: Added	1357 fil 3389 fil	ler insts	(cell FI	LLCELL_X10	/ prefix Fi / prefix Fi	ILLER).		
*INFO: Added *INFO: Added *INFO: Added	5259 fil 15523 fi 0 filler	ller insts iller inst inst (c	s (cell FI s (cell FI cell FILLC	LLCELL_X4 ILLCELL_X1 ELL_X2 / p	/ pretix Fl L / prefix F prefix FILLE	ILLER). FILLER). ER).		
*INFO: Total 26 *** Applied 0 G *INFO: Checking	6479 fill GNC rules g for DRC	ler insts 5 (cpu = 0 2 violatio	added - p (00:00.0) (01 on add	refix FIL ed fillers	LER (CPU: 0:	00:00.1)	).	
**WARN: (ENCVFO 800 will be ig **WARN: (ENCVFO	G-12): gnored. G-12):	SPACING	SAMENET V	alue 880 H	nas been det	fined on	M7 layer M8 layer	, value
800 will be ic **WARN: (ENCVFO	gnored. G-47):	Pin of C	Cell FILLE	B 290 at	(15.010, 20	.525), (2	21.090, 2	0.695)
on Layer metall onnect Global M	1 15 NOT Nets to s	specify gl	obal net (	connectior	n rules prop	ect or G erly.	JUI ⊦l00ľ	rtan->C
*INFO: Iteratic *INFO: Adding f *INFO: Added	on 0-#1, fillers t 0 fill <u>e</u>	Found & D to top-mod inst of	DRC violat: dule. any cell-t	ion (real type.	L: 0:00:01.0	)).		
*** Applied 0 G *INFO: End DRC velocity 27>	GNC praces Checks.	s (cpu = 0 (real: 0:	):00:00.0) :00:01.0 )					
	-			1			-	

Execute the commands on the right hand in the CUI line by line to perform the **LVS check** 

Step15: Layout Vs. Schematic(LVS)

\*\*\*\*\*\*\* Start: VERIFY CONNECTIVITY \*\*\*\*\*\*\* Start Time: Wed May 27 13:34:30 2015 Design Name: router LAFT TSV Database Units: 2000 Design Boundary: (0.0000, 0.0000) (330.0100, 330.0100) Error Limit = 1000; Warning Limit = 50 Check all nets \*\*\*\* 13:34:30 \*\*\*\* Processed 5000 nets (Total 13442) \*\*\*\* 13:34:30 \*\*\*\* Processed 10000 nets (Total 13442) Time Elapsed: 0:00:00.0 Begin Summary Found no problems or warnings. End Summary End Time: Wed May 27 13:34:30 2015 \*\*\*\*\*\*\* End: VERIFY CONNECTIVITY \*\*\*\*\*\*\* Verification Complete : 0 Viols. 0 Wrngs. (CPU Time: 0:00:00.5 MEM: 0.004M)

LVS check report on the CUI Successful check (No errors and no warning)



#### Step16: Design Rule Check(DRC)

Zxp035@zxp007:PandR _ □ X	
<u>File E</u> dit <u>V</u> iew <u>S</u> earch <u>T</u> erminal <u>H</u> elp	
++	
Density: 37.754%	
Density: 37.754% 	<pre># # Step 14: Verification (DRC) (Verify&gt; Verify Geometry) # verifyGeometry</pre>
End Time: Wed May 27 13:34:30 2015 ******** End: VERIFY CONNECTVITY ******* Verification Complete: 0 Viols. 0 Wrngs. (CPU Time: 0:00.00.5 MEM: 0.004M)	
velocity 28>	

Execute the commands on the right hand in the CUI line by line to perform the **DRC check** 



#### Step16: Design Rule Check(DRC)

VERIFY GEOMETRY	Cells	: 0 Viols.	
VERIFY GEOMETRY	SameNet	: 0 Viols.	
VERIFY GEOMETRY	Wiring	: 0 Viols.	
VERIFY GEOMETRY	Antenna	: 0 Viols.	
VERIFY GEOMETRY	Sub-Area : 1	complete 0 Viols.	0 Wrngs.
VERIFY GEOMETRY	SubArea : 2	of 4	-
VERIFY GEOMETRY	Cells	: 0 Viols.	
VERIFY GEOMETRY	SameNet	: 0 Viols.	
VERIFY GEOMETRY	Wiring	: 0 Viols.	
VERIFY GEOMETRY	Antenna	: 0 Viols.	
VERIFY GEOMETRY	Sub-Area : 2	complete 0 Viols.	0 Wrngs.
VERIFY GEOMETRY	SubArea : 3	of 4	-
VERIFY GEOMETRY	Cells	: 0 Viols.	
VERIFY GEOMETRY	SameNet	: 0 Viols.	
VERIFY GEOMETRY	Wiring	: 0 Viols.	
VERIFY GEOMETRY	Antenna	: 0 Viols.	
VERIFY GEOMETRY	Sub-Area : 3	complete 0 Viols.	0 Wrngs.
VERIFY GEOMETRY	SubArea : 4	of 4	
VERIFY GEOMETRY	Cells	: 0 Viols.	
VERIFY GEOMETRY	SameNet	: 0 Viols.	
VERIFY GEOMETRY	Wiring	: 0 Viols.	
VERIFY GEOMETRY	Antenna	: 0 Viols.	
VERIFY GEOMETRY	Sub-Area : 4	complete 0 Viols.	0 Wrngs.
/G: elapsed time: 2.0	0		
Begin Summary			
Cells : O			
SameNet : 0			
Wiring : O			
Antenna : O			
Short : 0			
Overlap : O			
End Summary			
Verification Comple	te:0Viols_0	Wrnas.	

DRC check report on the CUI

Successful check (No violations and no warning)



#### **Step17: Output files**



Execute the commands on the right hand in the CUI line by line to generate the **output files** and **finish** P&R



# PandR.tcl script (1/5)

#] # Step 1: Setup (File --> Import Design)

```
setUIVar rda Input ui netlist vnet/router LAFT TSV.vnet
setUIVar rda Input ui timingcon file ../Syn/output files/router LAFT TSV.sdc
setUIVar rda Input ui topcell router LAFT TSV
setUIVar rda Input ui leffile {macro/TSV.lef /home/zxp035/lib/NanqateOpenCellLibrary.le
f}
setUIVar rda Input ui timelib {/home/zxp035/lib/typical.lib macro/TSV.lib}
setUIVar rda Input ui pwrnet VDD
setUIVar rda Input ui gndnet VSS
setUIVar rda Input ui cts cell list {CLKBUF X1 CLKBUF X2 CLKBUF X3}
commitConfig
win
floorPlan -s 300 300 15 15 15 15
#set halo#
addHaloToBlock 0.5 0.5 0.5 0.5 -allBlock
createRouteBlk -box 0 0 380 65 -layer 11
createRouteBlk -box 0 65 65 265 -layer 11
createRouteBlk -box 265 65 380 265 -laver 11
createRouteBlk -box 0 265 380 380 -layer 11
#place macro
placeInstance tsv input up0 75 75 R0
placeInstance tsv input up1 75 90 R0
placeInstance tsv input up2 75 105 R0
placeInstance tsv input up3 75 120 R0
placeInstance tsv input up4 75 135 R0
placeInstance tsv input up5 75 150 R0
placeInstance tsv input up6 75 165 R0
placeInstance tsv input up7 75 180 R0
placeInstance tsv input up8 75 195 R0
placeInstance tsv input up9 75 210 R0
placeInstance tsv input up10 75 225 R0
placeInstance tsv input up11 75 240 R0
placeInstance tsv input up12 75 255 R0
```



# PandR.tcl script (2/5)

placeInstance tsv faulty output up0 225 255 R0 placeInstance tsv faulty output down0 240 75 R0 placeInstance tsv faulty input up1 240 90 R0 placeInstance tsv faulty input down1 240 105 R0 placeInstance tsv faulty output up1 240 120 R0 placeInstance tsv faulty output down1 240 135 R0 placeInstance tsv faulty input up2 240 150 R0 placeInstance tsv faulty input down2 240 165 R0 placeInstance tsv faulty output up2 240 180 R0 placeInstance tsv faulty output down2 240 195 R0 placeInstance tsv faulty input up3 240 210 R0 placeInstance tsv faulty input down3 240 225 R0 placeInstance tsv faulty output up3 240 240 R0 placeInstance tsv faulty output down3 240 255 R0 placeInstance tsv faulty input up4 255 75 R0 placeInstance tsv faulty input down4 255 90 R0 placeInstance tsv faulty output up4 255 105 R0 placeInstance tsv faulty output down4 255 120 R0 placeInstance tsv faulty input up5 255 135 R0 placeInstance tsv faulty input down5 255 150 R0 placeInstance tsv faulty output up5 255 165 R0 placeInstance tsv faulty output down5 255 180 R0 createObstruct 65 65 265 265 # Place your hard-macro manually #saveDesign floor.enc # Step 3: Power ring (Power --> Power Planning --> Add Ring) createPGPin VDD -net VDD createPGPin VSS -net VSS



# PandR.tcl script (3/5)

```
addRing -nets {VSS VDD} -type core rings \
  -spacing top 2 -spacing bottom 2 -spacing right 2 -spacing left 2 \
 -width top 1 -width bottom 1 -width right 1 -width left 1 \
 -around core -jog distance 0.095 -threshold 0.095
 -layer top metal10 -layer bottom metal10 -layer right metal9 \
 -laver left metal9 \
 -stacked via top layer metal10 -stacked via bottom layer metal1
 Step 4: Power stripe (Power --> Power Planning --> Add Striple)
addStripe -nets {VSS VDD} -layer metal8 -width 1 -spacing 6 \
 -block ring top layer limit metal9 -block ring bottom layer limit metal7 \
 -padcore ring top layer limit metal9 -padcore ring bottom layer limit metal7 \
 -stacked via top layer metal10 -stacked via bottom layer metal1 \
 -set to set distance 15 -xleft offset 6 -merge stripes value 0.095 \
  -max same layer jog length 1.6
 Step 5: Power route (Route --> Special Router)
sroute -nets {VSS VDD} -layerChangeRange {1 10} \
 -connect { blockPin padPin padRing corePin floatingStripe } \
 -blockPinTarget { nearestRingStripe nearestTarget } \
 -padPinPortConnect { allPort oneGeom } \
 -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 \
 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 \

    -crossoverViaTopLayer 10 -targetViaBottomLayer 1

 Step 6: Placement (Place --> Standard Cell)
placeDesign -prePlaceOpt
# Step 7: Optimization (preCTS) (Optimize --> Optimize Design)
optDesign -preCTS
```



# PandR.tcl script (4/5)

```
# Step 8: Clock tree synthesis (CTS) (Clock --> Cynthesize Clock Tree)
addCTSCellList {CLKBUF X1 CLKBUF X2 CLKBUF X3}
clockDesign -genSpecOnly Clock.ctstch
clockDesign -specFile Clock.ctstch -outDir clock report -fixedInstBeforeCTS
# Step 9: Optimization (postCTS) (Optimize --> Optimize Design)
optDesign -postCTS
optDesign -postCTS -hold
# Step 10: Detailed route (Route --> Nano Route --> Route)
setNanoRouteMode -quiet -routeWithTimingDriven true
setNanoRouteMode -guiet -routeTopRoutingLayer default
setNanoRouteMode -quiet -routeBottomRoutingLayer default
setNanoRouteMode -quiet -drouteEndIteration default
setNanoRouteMode -quiet -routeWithTimingDriven true
routeDesign -globalDetail
# Step 11: Optimization (postRoute) (Optimize --> Optimize Design)
optDesign -postRoute
optDesign -postRoute -hold
```



# PandR.tcl script (5/5)

```
#
# Step 12: Add fillers (Place --> Physical Cells --> Add Filler)
#
addFiller -prefix FILLER -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 \
FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
#
# Step 13: Verification (LVS) (Verify --> Verify Connectivity)
#
verifyConnectivity -type all -error 1000 -warning 50
#
# Step 14: Verification (DRC) (Verify --> Verify Geometry)
#
verifyGeometry
#
# Step 15: Data out (Timing --> Extract RC, Timing --> Write SDF,
# File --> Save --> Netlist)
saveNetlist output_files/router_LAFT_macroTSV_final.vnet
isExtractRCModeSignoff
rcOut -spef output_files/router_LAFT_macroTSV.spef
delayCal -sdf output_files/router_LAFT_macroTSV.sdf -idealclock
saveDesign router_LAFT_macroTSV_final.enc
```



# **Final chip layout**





### References

- [Ref.1] A. Ben Ahmed, A. Ben Abdallah, <u>OASIS 3D-Router Hardware Physical Design</u>, Technical Report, Adaptive Systems Laboratory, Division of Computer Engineering, School of Computer Science and Engineering, University of Aizu, July 8, 2014.
- [Ref.2] A. Ben Ahmed, A. Ben Abdallah, <u>Graceful</u> <u>Deadlock-Free Fault-Tolerant Routing Algorithm for 3D</u> <u>Network-on-Chip Architectures</u>, Journal of Parallel and Distributed Computing 74/4 (2014), pp. 2229-2240.
- [Ref.3] <u>http://www.eda.ncsu.edu/wiki/FreePDK3D45:Manual</u>



## Acknowledgement

#### <== Back to Contents

- THIS WORK IS SUPPORTED BY VLSI DESIGN AND EDUCATION CENTER (VDEC), THE UNIVERSITY OF TOKYO, JAPAN, IN COLLABORATION WITH SYNOPSYS, Inc. and CADENCE DESIGN SYSTEMS, Inc.
- THIS WORK IS SUPPORTED BY COMPETITIVE RESEARCH FUNDING, UNIVERSITY OF AIZU, JAPAN, Ref. P-12-2014- 2015.