# Introduction to Verilog HDL

© Ben Abdallah Abderazek

National University of Electro-communications, Tokyo,

Graduate School of information Systems

May 2004

### What you will understand after having this lecture?

 After having this lecture you will be able to:

- Understand Design Steps with Verilog-HDL
- Understand main programming technique with Verilog HDL
- Understand tools for writing and simulating a given design (module(s)).

### **Choice of Hardware Description Languages**

- There are a fair number of HDLs, but two are by far most prevalent in use:
- Verilog-HDL, the Verilog Hardware Description Language, not to be confused with Verilog-XL, a logic simulator program sold by Cadence.
- VHDL, or VHSIC Hardware Description Language and VHSIC is Very High Speed Integrated Circuit.
- Reality: Probably need to know both languages
  - Impossible to say which is better matter of taste!!

In this lecture, I will be using only Verilog-HDL.

# Why Verilog?

#### Why use an HDL?

- Describe complex designs (millions of gates)
- Input to synthesis tools (synthesizable subset)
- Design exploration with simulation


#### Why not use a general purpose language ?

- > Support for structure and instantiation (objects?)
- Support for describing bit-level behavior
- Support for timing

#### Verilog vs. VHDL

- Verilog is relatively simple and close to C
- VHDL is complex and close to Ada
- Verilog has 60% of the world digital design market Verilog modeling range From gates to processor level

# Design Process in Verilog-HDL




# Design Process in Verilog-HDL

- Understand problem and generate block diagram of solution
- Code block diagram in verilog
- Synthesize verilog
- Create verification script to test design
- > Run static timing tool to make sure timing is met
- Design is mapped, placed, routed, and \*.bit file is created and download to FPGA

# **Modeling Structure: Modules**


- The module is the basic building block in Verilog
- Modules can be interconnected to describe the structure of your digital system
- Modules start with keyword module and end with keyword endmodule



### **Modeling Structure: Ports**

#### Module Ports

- Similar to pins on a chip
- Provide a way to communicate with outside world
- Ports can be input, output or inout




```
Module AND (i0, i1, o);
input i0, i1;
output 0;
```

### **Modeling Structure: instances**

#### Module instances

- Verilog models consist of a hierarchy of module instances
- In C++ speak: modules are classes and instances are objects



```
Module AMD3 (i0, i1, i2, o);
input i0, i1, i2 ;
output 0;
wire temp

AND a0 (i0, i1, temp);
AND a1 (i2, temp, 0);
endmodule
```

### **Data Values**

For our logic design purposes, we'll consider Verilog to have four different bit values:

- √ 0, logic zero.
- ✓ 1, logic one.
- ✓ z, high impedance.
- ✓ x, unknown.

### **Data Values**

- When specifying constants, whether they be single bit or multibit, you should use an explicit syntax to avoid confusion:
- 4'd14 // 4-bit value, specified in decimal
- 4'he // 4-bit value, specified in hex
- 4'b1110 // 4-bit value, specified in binary
- 4'b10xz // 4-bit value, with x and z, in binary
- The general syntax is:
- {bit width}'{base}{value}

### **Data Type**

There are two main data types in Verilog. These data types may be single bit or multi-bit.

#### Wires

- ✓ Wires are physical connections between devices and are "continuously assigned".
- Nets do not "remember", or store, information -This behaves much like an electrical wire...

### Registers

- Regs are "procedurally assigned" values and "remember", or store, information until the next value assignment is made.
- Register type is denoted by reg

### **Data Type Declaration**

#### **≻Wire (wire) Definition**

```
wire a, b, c; // Define 1-bit nets a, b, and c.
              wire [7:0]v; // Define 8-bit wire vector
≻Register (reg) Definition
               reg [7:0] data; // 8-bits wide, LSB0
               reg [0:15] status; // 16-bits wide, MSB0
                                    6 5 4 3 2 1 0
                                                       data
                                  S
B
```

1 2 3 4 5 6 7 8 9

S

status

L S

### **Variable Declaration**

#### >constants

#### Un-Sized (32-bit)

#### Sized (As specified)

 $4'b1010 = 1010_2$ 

 $8'd255 = 1111 1111_2$ 

16'hbeef = 1011 1110 1110 1111<sub>2</sub>

# **Example Module**

```
// gcc:: queue computation circuit
module acc (
        // output ports
        lah_out,
        ah_out,
        at_out,
        ah plus operand,
        flags_out,
        // input ports from previous
        // acc or initial pointers values
        lah_in,
        ah_in,
        at_in,
        //from the decoder unit
        delta_lah,
        delta_ah,
                    // number of operands consumed
                    // number of produced results ( 0 or 1)
        delta_qt,
        operand,
                    //
        flags_in
                    //
        );
   output [7:0] lah_out;
   output [7:0] ah_out;
   output [7:0] at_out;
   output [7:0] ah_plus_operand;
   output [7:0] flags_out;
   //
   input [7:0]
                lah_in;
                             // declare live queue head value
   input [7:0]
                            // declare queue head value
                ah_in;
   input [7:0]
                           // declare queue head value
                at_in:
                delta_lgh; // declare delata_lgh
   input [7:0]
                            // consumed data number
   input [7:0]
                delta_qh;
   input [7:0]
                delta_qt; // produced data number
   input [7:0]
                            // declare operand
                operand;
   input [7:0]
                flags in:
```

# **Verilog Operator**

#### **Arithmetic**

```
+ (addition)
- (subtraction)
* (multiplication)
/ (division)
% (modulus)
```

#### Relational

```
< (less than)
<= (less than or equal to)
> (greater than)
>= (greater than or equal to)
== (equal to)
!= (not equal to)
```

#### **Bitwise**

```
(bitwise NOT)
(bitwise AND)
(bitwise OR)
(bitwise XOR)
or ^~(bitwise XNOR)
```

#### Example:

```
parameter n = 4;
reg[3:0] a, c, f, g, count;
f = a + c;
g = c - n;
count = (count +1)%16;  //Can count 0 thru 15.
```


#### Example:

```
if (x = y) e = 1;
else e = 0;

// Compare in 2's compliment; a>b
  reg [3:0] a,b;
  if (a[3]==b[3]) a[2:0] > b[2:0];
  else b[3];
```

#### Example:

```
module and2 (a, b, c);
input [1:0] a, b;
output [1:0] c;
assign c = a & b;
endmodule
```



# **Verilog Operator**

#### Logical

```
! (logical NOT)
&& (logical AND)
|| (logical OR)
```

#### Shift

```
<< (shift left) >> (shift right)
```

#### Concatenation

```
{ }(concatenation)
```

#### Example:

```
wire[7:0] x, y, z; // x, y and z are multibit variables.

reg a;

...
if ((x == y) && (z)) = 1; // a = 1 if x equals y, and z is nonzero.

else a = !x; // a = 0 if x is anything but zero.
```

#### Example:

```
assign c = a \ll 2; /* c = a shifted left 2 bits; vacant positions are filled with 0's */
```

#### Example:

```
wire [1:0] a, b; wire [2:0] x; wire [3;0] y, Z;
assign x = {1'b0, a}; // x[2]=0, x[1]=a[1], x[0]=a[0]
assign y = {a, b}; /* y[3]=a[1], y[2]=a[0], y[1]=b[1],
y[0]=b[0] */
assign {cout, y} = x + Z; // Concatenation of a result
```

### **Lexical Conventions**

- Close to the programming language C++.
- Comments are designated by // to the end of a line or by /\* to \*/ across several lines.
- Keywords, e. g., module, are reserved and in all lower case letters.
- case sensitive, meaning upper and lower case letters are different.

# **Port and Data Types**

- An input port can be driven from outside the module by a <u>wire or a reg</u>, but inside the module it can only drive <u>a wire</u> (implicit wire).
- An output port can be driven from inside the module by <u>a wire or a reg</u>, but <u>outside</u> the module it can only drive <u>a wire</u> (implicit wire).
- An inout port, on both sides of a module, may be driven by a wire, and drive a wire.

### Data type declaration syntax and examples

```
// acc:: queue computation circuit
    module acc (
            // output ports
            lah out.
            ah out,
            at_out,
            ah_plus_operand,
            flags out.
            // input ports from previous
            // qcc or initial pointers values
            lah_in.
            ah_in,
            at_in,
            //from the decoder unit
            delta lah.
            delta_ah,
                         // number of operands consumed
                         // number of produced results ( 0 or 1)
            delta_at,
            operand,
                         //
                                   treat these as a wire, or you can add
            flags_in
                                   an explicit "req portname;" declaration
       //
       output [7:0] lah_out;
                                   and then treat it as a reg data type
       output [7:0] ah_out;
       output
              [7:0] at_out;
       output [7:0] qh_plus_operand;
       output
              [7:0] flags_out;
       input [[7:0]
                     lah_in;
                                 // declare live queue head value
       input [[7:0]
                     ah_in;
                                 // declare queue head value
                                 // declare queue head value
       input [7:0]
                     at_in;
                                 // declare delata lgh
       input |[7:0]
                     delta lah:
       input |[7:0]
                     delta_qh;
                                 // consumed data number
                                 // produced data number
       input [[7:0]
                    delta_at;
                                 // declare operand
       input [[7:0]
                     operand;
       input /[7:0]
                     flags_in;
Treat these as if they were wires here
```

20

# **Continuous Assignment**

Continuous assignments are made with the assign statement:

```
assign LHS = RHS;
```

#### Rules:

- The left hand side, LHS, must be a wire.
- The right hand side, RHS, may be a wire, a reg, a constant, or expressions with operators using one or more wires, regs, and constants.

# **Continuous Assignment**

```
Example 1 module two_input_xor (in1, in2, out);
             input in1, in2;
                                               // use these as a wire
             output out;
                                               // use this as a wire
             assign out = in1 ^ in2;
             endmodule
>Example 2
             module two input xor (in1, in2, out);
             input in1, in2;
             output out;
             wire product1, product2;
             assign product1 = in1 & !in2; // could have done all in
             assign product2 = !in1 & in2; // assignment of out with
             assign out = product1 | product2; // bigger expression
             endmodule
```

- Two Procedural Constructs
  - initial Statement
  - always Statement
- initial Statement : Executes only once
- always Statement : Executes in a loop

#### Syntax examples:

```
initial
begin
    // These procedural assignments are executed
    // one time at the beginning of the simulation.
end

always @(sensitivity list)
begin
    // These procedural assignments are executed
    // whenever the events in the sensitivity list
    // occur.
end
```

#### **\$ensitivity list:**

- always @(a or b) // any changes in a or b
- always @(posedge a) // a transitions from 0 to 1
- always @(negedge a) // a transitions from 1 to 0
- always @(a or b or negedge c or posedge d)

#### Assignment rules:

- The left hand side, LHS, must be a reg.
- The right hand side, RHS, may be a wire, a reg, a constant, or expressions with operators using one or more wires, regs, and constants.

Combinational logic using operators:

```
module two_input_xor (in1, in2, out);
input in1, in2;
                          // use these as wires
output out;
                                // use this as a wire
req out;
always @(in1 or in2) // Note that all input terms
                         // are in sensitivity list!
begin
    out = in1 ^ in2; // Or equivalent expression...
end
// I could have simply used:
// always @(in1 or in2) out = in1 ^ in2;
endmodule
```

Combinational logic using if-else:

Combinational logic using case:

```
module two input xor (in1, in2, out);
input in1, in2;
                              // use these as wires
                                 // use this as a wire
output out;
      out;
req
always @(in1 or in2) // Note that all input terms
                          // are in sensitivity list!
begin
    case ({in2, in1}) // Concatenated 2-bit selector
    2'b01: out = 1'b1;
    2'b10: out = 1'b1;
    default: out = 1'b0;
    endcase
end
endmodule
```

# **Delay Control**

You can add control the timing of assignments in procedural blocks in several ways:

- Simple delays.
  - #10;
  - #10 a = b;
- Edge triggered timing control.
  - @(a or b);
  - @(a or b) c = d;
  - @(posedge clk);
  - @(negedge clk) a = b;

### **Delay Control (cont.)**

- Delay can be introduced
  - Example: assign #2 sum = a ^ b;
  - "#2" indicates 2 time-units
  - No delay specified : 0 (default)
- Associate time-unit with physical time
  - `timescale time-unit/time-precision
  - Example: `timescale 1ns/100 ps
- Timescale
  - `timescale 1ns/100ps
    - 1 Time unit = 1 ns
    - Time precision is 100ps (0.1 ns)
    - 10.512ns is interpreted as 10.5ns

# **Delay Control (cont.)**

Example:

```
`timescale 1ns/100ps
module HalfAdder (A, B, Sum, Carry);
input A, B;
output Sum, Carry;
assign #3 Sum = A ^ B;
assign #6 Carry = A & B;
endmodule
```

# **System Tasks**

- The \$ sign denotes Verilog system tasks, there are a large number of these, most useful being:
  - \$\footnote{\text{display}("The value of a is \%b", a);}
    - Used in procedural blocks for text output.
    - The %b is the value format (binary, in this case...)
  - \$finish;
    - Used to finish the simulation.
    - Use when your stimulus and response testing is done.
  - \$stop;
    - Similar to \$finish, but doesn't exit simulation.

### **Event Control**

- Event Control
  - Edge Triggered Event Control
  - Level Triggered Event Control
- Edge triggered Event Control
  - (i) (posedge CLK) //Positive Edge of CLK

Curr\_State = Next\_state;

@ negedge	@ posedge
$1 \rightarrow x$	$0 \rightarrow x$
1 → z	$0 \rightarrow z$
1 → 0	0 → 1
$x \rightarrow 0$	x → 1
$z \rightarrow 0$	$z \rightarrow 1$

- Level Triggered Event Control
  - (a) (A or B) //change in values of A or B
    Out = A & B;

# **Loop Statement**

- Loop Statement
  - Repeat
  - While
  - For
- Repeat Loop
  - ➤ Example

```
repeat (count)
sum = sum + 6;
```

> If condition is a x or z is treated as o

### Loop Statement (cont.)

#### While Loop

Example:

```
while (Count < 10) begin
sum = sum + 5;
Count = Count +1;
end</pre>
```

If condition is a x or z it is treated as 0

#### For Loop

> Example:

```
for (Count = 0; Count < 10; Count = Count + 1) begin
  sum = sum + 5;
end</pre>
```

### **Conditional statement**

- > if Statement
- > Format:

```
if (condition)
procedural_statement
else if ( condition)
procedural_statement
> Example
```

```
if (Clk)
  Q = 0;
else
  Q = D;
```

# **Conditional Statement (cont.)**

### Case Statement

```
Example 1:
    case (X)
      2'b00: Y = A + B;
      2'b01: Y = A - B;
      2'b10: Y = A / B;
    endcase
Example 2:
   case (3'b101 << 2)
     3'b100: A = B + C;
     4'b0100: A = B - C;
     5'b10100: A = B / C; //This statement is executed
   endcase
```

### **Memories**

An array of registers

```
reg [ msb : lsb ] memory1 [ upper : lower ];
```

#### **Example**

```
reg [3:0] mem [0:63] // an array of 64 4-bit registers
reg mem [4:0]; // an array of 5 1-bit register
```

## **Compiler Directives**

```
'include – used to include another file
Example
'include "./pqp_fetch.v"
`define – (Similar to #define in C) used to define global
parameter
Example:
 `define BUS_WIDTH 16
 reg [ `BUS_WIDTH - 1 : 0 ] System_Bus;
`undef – Removes the previously defined directive
Example:
 `define BUS_WIDTH 16
  reg [ BUS WIDTH - 1:0 ] System Bus;
 undef BUS WIDTH
```

## Suggested Coding Style

- Write one module per file, and name the file the same as the module. Break larger designs into modules on meaningful boundaries.
- Always use formal port mapping of sub-modules.
- Use parameters for commonly used constants.
- > Be careful to create correct sensitivity lists.

## **Suggested Coding Style**

- > Don't ever just sit down and "code". Think about what hardware you want to build, how to describe it, and how you should test it.
- You are not writing a computer program, you are describing hardware... Verilog is not C!
- Only you know what is in your head. If you need help from others, you need to be able to explain your design -- either verbally, or by detailed comments in your code.

## **PART II**

Tools you need &

Design Example

#### **Tools**

You need two things

#### 1. Editor


- Crimson Editor 3.51 Release (Freeware) (for Windows)
- Emacx (For UNIX)

#### 2. Simulators

- Verilog-XL: This is the most standard simulator in the market, as this is the sign off simulator.
- NCVerilogThis simulator is good when it comes to gate level simulations.
- Fc2 FPGA compiler for synthesis (net list generation)
- Simvision for wave form viewing

#### What Editor you may use for your Verilog Code?

### Crimson Editor (for windows OS)




#### What Editor you can use for your Verilog Code?

#### Emacs (for UNIX OS)

```
emacs@sws0202
() 10 × (3 (3 ) (4 (3 (3 (3 )
    wire [31:0] gregfilein; // (QT) input into the gregister memory, is connecte >
    wire [31:0]
                   qregfileout; // (QH) path leaving the gregister memory, goes to≥
     reg
                   regfilewe;
                   reafilere;
     rea
       The sbus (source bus) comes from all readable registers as well as the out?
⊆put
     // of the gregister memory. It is one of the primary input into the ALU muxes▶
     reg [31:0]
                   dbus;
     reg [31:0]
                   sbus;
     parameter [1:0] ALUASEL_W
                                  = 2'b00,
                     ALUASEL\_SBUS = 2'b01,
                     ALUASEL_RES1 = 2'b10,
                     ALUASEL_1
                                  = 2'b11;
     parameter [1:0] ALUBSEL_W
                                  = 2'b00,
                     ALUBSEL_SBUS = 2'b01,
                     ALUBSEL_RES1 = 2'b10.
                         (Verilog)--L427--38%
      top.V
```

From your UNIX WS at the commend prompt type: mule top.v &

### **Example of one bit Full Adder**



Behavior model

```
One Bit Full Adder
*****************
module fadder(a,b,cin,sum,cout);
 IO Signal Declaration
 input b:
 input cin:
 output sum;
 output cout:
 IO Signal type(reg/net) Specification
 wire a:
 wire b:
 wire cin:
 wire sum;
 wire cout:
 Internal Signal declaration
 wire tempSum;
 Logic Design
 // Data Flow Style
 assign tempSum = a ^ b;
 assign sum = tempSum ^ cin:
 assign cout = (tempSum & cin) | (a & b);
endmodule
```

#### Test bench for fader to output signal variation on the screen

```
5 module testFadder();
  // Port-connection signal declaration
    reg t_b;
    reg t_cin;
    wire t_sum;
    wire t_cout;
    Design module instantiation
    fadder u_fadder( .a
                            (t_a),
18
19
20
21
22
                      .b
                             (t_b),
                      .cin (t_cin),
                      .sum (t_sum),
                      .cout (t_cout)
    Stimulus generation
26
27
     initial begin
      //Initialize the input signals
28
29
30
31
32
33
34
35
36
37
38
40
      t_a = 1'b0; t_b = 1'b0; t_{cin} = 1'b0;
      //Assign the pattern to the logic
      #1 t_a = 1'b0; t_b = 1'b0; t_cin = 1'b1;
      #1 t_a
               = 1'b0; t_b
                             = 1'b1; t_cin = 1'b0;
                             = 1'b1; t_cin = 1'b1;
              = 1'b0; t_b
       #1 t_a
               = 1'b1; t_b
                             = 1'b0; t cin = 1'b0;
      #1 t_a
              = 1'b1; t_b
                             = 1'b0; t_cin = 1'b1;
      #1 t_a
      #1 t_a
               = 1'b1; t_b
                             = 1'b1; t_cin = 1'b0;
              = 1'b1; t_b
                             = 1'b1; t_cin = 1'b1;
      #1 t_a
      // Provide some mechanism to finish the simulation
      // If $stop is used, the simulation is stopped temporarily.
      // If $finish is used the simulator just exits.
     #2 $finish;
    end
    Display/Monitor your signals
46
47
    initial begin
        $monitor($time,,,"a = %b, b = %b, cin = %b, cout = %b, sum = %b", t_a, t_b, t_cin, t_cout, t_sum);
    end
  endmodule
```

# Where to FIND and how to RUN the Verilog XL Simulator?

To use the simulator you should:

(a) First add the following line to your .tcshrc file

```
### Synopsys configuration ###
                            /cad/synopsys03/design compiler
seteny SYNOPSYS
setenv SNPSIMD LICENSE FILE $SYNOPSYS/admin/license/key #after
2000.05
setenv LD LIBRARY PATH
${LD LIBRARY PATH}:${CADENCE}/tools.sun4v/lib
set path = ( $path $CADENCE/tools.sun4v/bin ¥
              $CADENCE/tools/bin W
              $SYNOPSYS/sparc64/syn/bin ¥
              $SYNOPSYS/../fpga compiler2/bin)
seteny MANPATH
$ (MANPATH): $CADENCE/tools.sun4v/man/man1: $CADENCE/share/man/man1: /$CAD
ENCE/share/man/man5:$SYNOPSYS/doc/syn/man
limit coredumpsize 0
setenv CVSROOT $HOME/CVS DB
```

- (b) To use the simulator remote login to one of the machines:
  - 1. nws0300
  - 2. sws0202

To run the Verilog-XL simulator from your UNIX Workstation type: verilog fadder.v testfadder.v

#### Test bench for fader for use with Simvision Wave viewer

```
Design module instantiation
    fadder u_fadder( .a
                         (t_a),
                     .b (t_b),
                     .cin (t_cin),
                     .sum (t sum),
                     .cout (t_cout)
    Stimulus generation
    initial begin
      //Initialize the input signals
      t_a = 1'b0;t_b = 1'b0;t_cin = 1'b0;
      //Assign the pattern to the logic
      #1 t_a = 1'b0; t_b = 1'b0; t_cin = 1'b1;
      #1 t_a = 1'b0; t_b = 1'b1; t_cin = 1'b0;
      #1 t_a = 1'b0; t_b = 1'b1; t_cin = 1'b1;
      #1 t_a = 1'b1; t_b = 1'b0; t_cin = 1'b0;
      #1 t_a = 1'b1; t_b = 1'b0; t_cin = 1'b1;
#1 t_a = 1'b1; t_b = 1'b1; t_cin = 1'b0;
      #1 t_a = 1'b1; t_b = 1'b1; t_cin = 1'b1;
      // Provide some mechanism to finish the simulation
      // If $stop is used, the simulation is stopped temporarily.
      // If $finish is used the simulator just exits.
     #2 $finish;
    end
    Display/Monitor your signals
    Dump the signal transition data for wavefrom viewing
    initial begin
      $shm_open ("testFadder.shm");
      $shm_probe("AS");
52
53
54
55
56
      $shm_close(0):
    end
  endmodule
```

